This document describes the design of low power and high speed parity generators and checkers using Gate Diffusion Input (GDI) technique. 3-bit odd and even parity generators are designed that generate the parity bit by performing XOR operations on the input bits. 4-bit odd and even parity checkers are also designed to check for errors by comparing the calculated parity to the received parity bit. Simulation results show that the circuits operate correctly at different voltages and consume less power at lower voltages, with odd parity generator consuming 5μW at 0.5V supply.
Reducing the Number Of Transistors In Carry Select Adderpaperpublications3
Abstract: In existing method CMOS logic involved in carry select adder (CSLA), the data dependencies and redundant logic operations are analyzed and then reduced. The carry select (CS) operation is arranged before the calculation of-final-sum, which varies from the earlier methods. But the method is not much more efficient due to power consumption is high. This paper shows the comparison of CMOS logic design and modified Gate Diffusion Input logic (Mod-GDI) and proved Mod-GDI logic is more power-efficient than Gate Diffusion Input logic (GDI), Pass Transistor Logic (PTL) and CMOS logic design in CSLA. Basic GDI logic suffers from some limitations like swing degradation, fabrication difficulty in standard CMOS process and bulk connections. These limitations can be overcome by Mod- GDI. In the proposed scheme, Mod-GDI is better than GDI and CMOS in the maximum cases with respect to area, speed, and power dissipation, and power-delay products. From the simulation results, 45% reduction in power-delay product in Mod-GDI logic in CSLA is obtained. Mod-GDI technique performs varies logic functions by using two transistors. Mod-GDI logic is suitable for designing high speed and less power consumption with reduced number of transistors. Finally, we compare the power consumption and time delay of the existing method with our proposed scheme to show our achievement on accuracy.
Design of A New Lightweight Encryption for Embedded SecurityIRJET Journal
The document describes a proposed new lightweight encryption algorithm called PRESENT GRP for embedded security applications. It is designed to have low power consumption, small memory footprint, and provide security. The algorithm combines the substitution box of the existing PRESENT algorithm with a new group random permutation (GRP) layer, which provides confusion and can permute bits faster than a lookup table. Simulation results show PRESENT GRP requires less gate equivalents and memory than existing lightweight algorithms like PRESENT, making it suitable for constrained embedded devices.
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
There is need to develop various new design techniques in order to fulfil the demand of increased speed, reduced area for compactness and reduced power consumption. It is considered that improved other performance specifications such as less delay, high noise immunity and suitable ambient temperature conditions are the prime factors. In this paper two different techniques are used for designing a 4-bit Magnitude Comparator(MC) and then a comparison is made about area and average delay. First one is Transmission Gate (TG) technique and second one is GDI Technique. This paper describes the design of an Integrated Circuit (IC) layout for a 4-bit MC. The layout was designed by use of an open source software namely Electric VLSI Design System which is Electronic Design Automation (EDA) tool. LTspiceXVII is used as simulator to carry out the simulation work.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
An Extensive Literature Review on Reversible Arithmetic and Logical UnitIRJET Journal
This document provides a literature review on reversible arithmetic and logical units (ALUs). It discusses how reversible logic can be used to reduce power dissipation, one of the main requirements in low power digital design. Reversible logic gates like the Feynman gate, Fredkin gate, Toffoli gate, and HNG gate are described. Previous work on designing reversible ALUs is summarized, including designs using these reversible logic gates that achieve lower power consumption, quantum cost, and area. The document concludes by stating that novel programmable reversible logic gates have been used to design an 8-bit reversible ALU with low power consumption.
IRJET - Design of RISC-V Bit Manipulation Instruction IP using Bluespec S...IRJET Journal
This document describes the design of a bit manipulation instruction IP using Bluespec SystemVerilog for the RISC-V architecture. The IP implements 106 bit manipulation instructions proposed as an extension to the RISC-V instruction set. The design is a combinational logic block that takes instruction encoding and source operands as input and produces a result register in a single clock cycle. The IP was optimized to reduce logic gates and LUT count. Simulation results showed that all instructions executed correctly in a single cycle. Area analysis showed a reduction in LUT usage from optimizing common functions and reducing decoder multiplexer inputs.
High Speed VLSI Architecture for AES-Galois/Counter ModeIJERA Editor
Galois/Counter Mode of Operation (GCM) is a block cipher mode operation used to provide encryption and
authentication using universal Hashing based on multiplication over binary Galois/Finite Field.GCM can be
implemented on both hardware and software effectively and efficiently. GCM supports pipelined and
parallelized implementations to have minimal computational latency in order to be useful at high data rates.
However need for continual performance improvement is still presented due to continuous increase in network
bandwidth and inefficiency of existing parallelization methods. This paper presents use of modified parallel
GHASH module and modified key Expansion module to improve overall efficiency. GCM architecture is
modeled in Verilog HDL and Simulated in Xilinx ISE. ASIC implementation is done on 130 nm CMOS
technology. Test case 4 of NIST submission for Galois/Counter Mode (GCM) is also verified.
This document discusses hardware co-simulation of BPSK and QPSK modulation schemes. It begins with an introduction to digital modulation techniques, specifically phase shift keying. It then provides details on implementing BPSK and QPSK modulation in MATLAB Simulink and System Generator. The BPSK and QPSK modulators are modeled in VHDL and hardware co-simulation is performed. Waveforms are verified between MATLAB and FPGA simulation tools. The document concludes the BPSK and QPSK modulators provide efficient and robust techniques for software defined radio applications.
Reducing the Number Of Transistors In Carry Select Adderpaperpublications3
Abstract: In existing method CMOS logic involved in carry select adder (CSLA), the data dependencies and redundant logic operations are analyzed and then reduced. The carry select (CS) operation is arranged before the calculation of-final-sum, which varies from the earlier methods. But the method is not much more efficient due to power consumption is high. This paper shows the comparison of CMOS logic design and modified Gate Diffusion Input logic (Mod-GDI) and proved Mod-GDI logic is more power-efficient than Gate Diffusion Input logic (GDI), Pass Transistor Logic (PTL) and CMOS logic design in CSLA. Basic GDI logic suffers from some limitations like swing degradation, fabrication difficulty in standard CMOS process and bulk connections. These limitations can be overcome by Mod- GDI. In the proposed scheme, Mod-GDI is better than GDI and CMOS in the maximum cases with respect to area, speed, and power dissipation, and power-delay products. From the simulation results, 45% reduction in power-delay product in Mod-GDI logic in CSLA is obtained. Mod-GDI technique performs varies logic functions by using two transistors. Mod-GDI logic is suitable for designing high speed and less power consumption with reduced number of transistors. Finally, we compare the power consumption and time delay of the existing method with our proposed scheme to show our achievement on accuracy.
Design of A New Lightweight Encryption for Embedded SecurityIRJET Journal
The document describes a proposed new lightweight encryption algorithm called PRESENT GRP for embedded security applications. It is designed to have low power consumption, small memory footprint, and provide security. The algorithm combines the substitution box of the existing PRESENT algorithm with a new group random permutation (GRP) layer, which provides confusion and can permute bits faster than a lookup table. Simulation results show PRESENT GRP requires less gate equivalents and memory than existing lightweight algorithms like PRESENT, making it suitable for constrained embedded devices.
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
There is need to develop various new design techniques in order to fulfil the demand of increased speed, reduced area for compactness and reduced power consumption. It is considered that improved other performance specifications such as less delay, high noise immunity and suitable ambient temperature conditions are the prime factors. In this paper two different techniques are used for designing a 4-bit Magnitude Comparator(MC) and then a comparison is made about area and average delay. First one is Transmission Gate (TG) technique and second one is GDI Technique. This paper describes the design of an Integrated Circuit (IC) layout for a 4-bit MC. The layout was designed by use of an open source software namely Electric VLSI Design System which is Electronic Design Automation (EDA) tool. LTspiceXVII is used as simulator to carry out the simulation work.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
An Extensive Literature Review on Reversible Arithmetic and Logical UnitIRJET Journal
This document provides a literature review on reversible arithmetic and logical units (ALUs). It discusses how reversible logic can be used to reduce power dissipation, one of the main requirements in low power digital design. Reversible logic gates like the Feynman gate, Fredkin gate, Toffoli gate, and HNG gate are described. Previous work on designing reversible ALUs is summarized, including designs using these reversible logic gates that achieve lower power consumption, quantum cost, and area. The document concludes by stating that novel programmable reversible logic gates have been used to design an 8-bit reversible ALU with low power consumption.
IRJET - Design of RISC-V Bit Manipulation Instruction IP using Bluespec S...IRJET Journal
This document describes the design of a bit manipulation instruction IP using Bluespec SystemVerilog for the RISC-V architecture. The IP implements 106 bit manipulation instructions proposed as an extension to the RISC-V instruction set. The design is a combinational logic block that takes instruction encoding and source operands as input and produces a result register in a single clock cycle. The IP was optimized to reduce logic gates and LUT count. Simulation results showed that all instructions executed correctly in a single cycle. Area analysis showed a reduction in LUT usage from optimizing common functions and reducing decoder multiplexer inputs.
High Speed VLSI Architecture for AES-Galois/Counter ModeIJERA Editor
Galois/Counter Mode of Operation (GCM) is a block cipher mode operation used to provide encryption and
authentication using universal Hashing based on multiplication over binary Galois/Finite Field.GCM can be
implemented on both hardware and software effectively and efficiently. GCM supports pipelined and
parallelized implementations to have minimal computational latency in order to be useful at high data rates.
However need for continual performance improvement is still presented due to continuous increase in network
bandwidth and inefficiency of existing parallelization methods. This paper presents use of modified parallel
GHASH module and modified key Expansion module to improve overall efficiency. GCM architecture is
modeled in Verilog HDL and Simulated in Xilinx ISE. ASIC implementation is done on 130 nm CMOS
technology. Test case 4 of NIST submission for Galois/Counter Mode (GCM) is also verified.
This document discusses hardware co-simulation of BPSK and QPSK modulation schemes. It begins with an introduction to digital modulation techniques, specifically phase shift keying. It then provides details on implementing BPSK and QPSK modulation in MATLAB Simulink and System Generator. The BPSK and QPSK modulators are modeled in VHDL and hardware co-simulation is performed. Waveforms are verified between MATLAB and FPGA simulation tools. The document concludes the BPSK and QPSK modulators provide efficient and robust techniques for software defined radio applications.
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085IJERA Editor
The need constantly exists for converters with higher resolution, faster conversion speeds and lower power dissipation. High-speed analog to digital converters (ADC’s) have been based on flash architecture, because all comparators sample the analog input voltage simultaneously, this ADC is thus inherently fast. Unfortunately, flash ADC requires 2N - 1 comparators to convert N bit digital code from an analog sample. This makes flash ADC’s unsuitable for high-resolution applications. This paper demonstrates a simple technique to enhance resolution of flash ADC’s that require as few as 256 comparators for 12-bit conversion. In this approach, the analog input range is partitioned into 256 quantization cells, separated by 255 boundary points. An 8-bit binary code 00000000 to 11111111 is assigned to each cell. A 12-bit flash converter requires 4096 comparators, while proposed technique reduces number of comparator requirements to only 256 for 12- bit conversion. Therefore, this technique is best suitable when high speed combined with high resolution is required. Result of 12-bit prototype is presented.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IRJET- A Review on Various Secured Data Encryption Models based on AES StandardIRJET Journal
This document reviews various secure data encryption models based on the AES standard. It discusses AES encryption which involves sub bytes, shift rows, mix columns and add round key processes over multiple rounds. Various FPGA-based AES encryption models are compared based on throughput, area, maximum frequency, bitwidth, and number of pipeline stages. The models achieve trade-offs between speed and area. AES is widely used for data security in applications like e-commerce and banking due to its standardization and ability to securely encrypt data.
IJCER (www.ijceronline.com) International Journal of computational Engineerin...ijceronline
This document describes an area optimized and pipelined FPGA implementation of the AES encryption and decryption algorithm. The AES algorithm is divided into four 32-bit units that are processed sequentially with a clock. This reduces the chip size compared to previous implementations that processed the full 128-bit blocks. Pipelining is used to increase throughput. The implementation is tested on a Spartan 3 FPGA using VHDL. It aims to achieve both high throughput and reduced hardware usage compared to prior designs.
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adderijtsrd
Reversible circuits are one promising direction withapplications in the field of low-power design or quantumcomputation. However, no real design flow for this new kind ofcircuits exists so far. Significant contributions have been madein the literature towards the design of reversible logic gatestructures and arithmetic units, however, there are not manyefforts directed towards the design of reversible ALUs. In thispaper, a novel programmable reversible Kogge-Stone adder ispresented and verified, and its implementation in the design ofa reversible Arithmetic Logic Unit is demonstrated. Then,reversible implementations of ripple-carry, Kogge-Stone carrylook-ahead adders are analyzed and compared in terms ofdelay. The proposed design consists of the reversible Fredkin,Feynman, MG, HNG, PG and RKSC gates. The performancecharacteristics analysis is carried out in Xilinx environment. Swetha Potharla | Rajkumar R"A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-1 | Issue-6 , October 2017, URL: http://www.ijtsrd.com/papers/ijtsrd5758.pdf http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/5758/a-novel-design-of-a-4-bit-reversible-alu-using--kogge-stone-adder/swetha-potharla
IRJET- A Survey on Reconstruct Structural Design of FPGAIRJET Journal
This document summarizes research on reconstructing the structural design of field-programmable gate arrays (FPGAs). It discusses how logic block complexity, interconnect structure, hardwired logic blocks, and data path implementation can impact the area and speed of FPGAs. The document analyzes past studies that examined how varying the number of lookup table (LUT) inputs, routing flexibility between blocks, and use of hardwired connections affected the routability and timing of mapped circuits. It also describes how FPGAs can be optimized for logic emulation applications by multiplexing logic units over time through memory-based architectures. In general, the document reviews FPGA architectural parameters and how researchers have iteratively improved designs through simulation and
This document summarizes techniques for error detection and correction in data communication systems. It discusses various error correction techniques including forward error correction using block codes, convolutional codes, and hybrid automatic repeat request. It focuses on convolutional codes and the Viterbi algorithm, describing the algorithm's use of branch metric computation, path metric computation, and traceback to decode data with the minimum accumulated error path. The document concludes that convolutional encoding with Viterbi decoding is an effective method for forward error correction in wireless communication systems.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
A vlsi implementation of a resource efficient and secure architecture of a b...eSAT Journals
This document discusses the VLSI implementation of a resource efficient and secure architecture for a block cipher. It proposes two designs - a throughput enhanced design and an area reduced design. The designs implement a 128-bit block cipher using the Hummingbird algorithm. Simulation results on ModelSim and synthesis results on Xilinx show that the area reduced design uses fewer logic resources than the throughput enhanced design, making it more suitable for FPGA implementation where area is a concern.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Basic signal processing system design on fpga using lms based adaptive filtereSAT Journals
Abstract
Adaptive digital filter based on LMS algorithms widely used in the area of digital signal processing to iteratively estimate the
statistics of an unknown signal. Design of an adaptive filter is based on three major computing elements namely multiplier, adder
and delay unit torealize the Finite Impulse Response (FIR) filter. The filter weights( coefficient) of the FIR filter are adjusted
automatically by Least Mean Square of the error so as to match the adapted output to the desired input. This paper explains the
design of adaptive filter by two approaches. One is model based approach and other is Field Programmable Gate Arrays
(FPGAs). The model based design approach is developed around MATLAB, SIMULINK and SYSTEM GENERATOR tools, which
provide a virtual FPGA platform. Modern FPGA include the resources needed to design efficient filtering structures. The LMS
algorithm has been implemented on CYCLONE II EP2C35F672C8 FPGA device, using ALTERA QUARTUS II development
platform. The three major demonstrable applications cited in the present work are System Identification, Noise reduction and
Echo cancellation.
Keywords – Signal Processing; FPGA; Adaptive Filter; DE2KIT
An optimised multi value logic cell design with new architecture of many val...IJMER
The document describes a proposed design of optimized multi-value logic cell with a new architecture for multi-value logic gates. It discusses the design of 4-level logic AND, OR, NOT gates and a 4-level D-type flip-flop in EDA tool Tanner. It also proposes a binary to 4-level logic converter for interfacing with existing binary circuits. The results show the designed components have lower MOSFET count and power consumption compared to previous works.
The document presents a generic architecture for an area-efficient 4-input binary coded decimal (BCD) adder implemented on an FPGA. It modifies a previously proposed area-efficient 3-input decimal adder to support a generic number of inputs. The proposed 4-input adder has four stages: 1) carry save addition and propagation/generation signal generation, 2) carry network, 3) correction stage, and 4) final addition. Simulation results on a Xilinx FPGA for different number of bits and inputs are presented, showing the adder has reduced delay and area compared to previous approaches. The generic approach can support addition of any number of inputs.
The document presents a new reversible logic gate called BBCDC (Binary to BCD conversion) and a more effective realization of a BCD adder circuit using the proposed BBCDC gate. The BBCDC is a 5x5 reversible gate that converts binary numbers to BCD format. The proposed BCD adder uses DKFG reversible gates for addition and the BBCDC gate for binary to BCD conversion. A comparison shows the proposed design uses fewer gates and garbage outputs than existing BCD adder designs. The efficient design of the BCD adder depends on the reversible ripple carry adder and the reversible binary to BCD converter used.
International Journal of Engineering Research and DevelopmentIJERD Editor
Electrical, Electronics and Computer Engineering,
Information Engineering and Technology,
Mechanical, Industrial and Manufacturing Engineering,
Automation and Mechatronics Engineering,
Material and Chemical Engineering,
Civil and Architecture Engineering,
Biotechnology and Bio Engineering,
Environmental Engineering,
Petroleum and Mining Engineering,
Marine and Agriculture engineering,
Aerospace Engineering.
Comparison of AES and DES Algorithms Implemented on Virtex-6 FPGA and Microbl...IJECEIAES
Encryption algorithms play a dominant role in preventing unauthorized access to important data. This paper focus on the implementations of Data Encryption Standard (DES) and Advanced Encryption Standard (AES) algorithms on Microblaze soft core Processor and also their implementations on XC6VLX240t FPGA using Verilog Hardware Description language. This paper also gives a comparison of the issues related to the hardware and software implementations of the two cryptographic algorithms.
This document discusses the design of a simulator for network-on-chip systems. It describes the design of a new topology called Ring Connected Binary Tree (RiCoBiT) as well as mesh and torus topologies. The key aspects of the RiCoBiT node design are explained, including the routing logic and packet communication protocol. The paper also evaluates performance parameters like packet latency under different traffic loads and packet sizes for the different topologies.
Parallel-prefix adders offer a highly efficient solution to the binary addition problem and are
well-suited for VLSI implementations. In this paper, a novel framework is introduced, which allows
the design of parallel-prefix Ling adders. The proposed approach saves one-logic level of
implementation compared to the parallel-prefix structures proposed for the traditional definition of
carry look ahead equations and reduces the fan out requirements of the design. Experimental results
reveal that the proposed adders achieve delay reductions of up to 14 percent when compared to the
fastest parallel-prefix architectures presented for the traditional definition of carry equations
IRJET- Implementation of Radix-16 and Binary 64 Division VLSI Realization...IRJET Journal
This document presents four proposed VLSI realization architectures for implementing a high-speed and low-power 64-bit binary division. The architectures use digit-recurrence division algorithms with radix-16 representations and signed digit number systems to represent partial remainders and quotient digits. This allows carry-free addition for calculating next partial remainders and reduces the number of required division iterations. Two representations - static and semidynamic - are used for generating divisor multiples. Radix-16 signed digit sets between [-9,9] are used to represent quotient digits. Carry save and maximally redundant number systems are explored for representing partial remainders to reduce power dissipation. Simulation results show the proposed methods achieve 26-35% lower power
Optical Gray to Binary Code Converter with and without Mach-Zehnder Interfero...IRJET Journal
This document discusses two techniques for designing an optical gray to binary code converter: 1) using a traveling wave semiconductor optical amplifier (SOA) and 2) using a Mach-Zehnder interferometer (MZI). Both techniques are simulated using OptiSystem software at 10 GB/s. The SOA-based design achieves an extinction ratio of 131.40 dB while the SOA-MZI design achieves a higher extinction ratio of 131.52 dB. The SOA-MZI configuration is determined to be more desirable due to its compactness, stability, lower attenuation and higher accuracy compared to the SOA-based design.
Designing of Adders and Vedic Multiplier using Gate Diffusion InputIRJET Journal
This document discusses the design of adders and Vedic multipliers using Gate Diffusion Input (GDI) logic. GDI logic is introduced as an alternative to traditional CMOS logic for low power VLSI design. Various adders including Ripple Carry Adder, Kogge Stone Adder, and Brent Kung Adder are designed using GDI logic. Vedic multipliers are also designed using the Urdhva-Tiryagbhyam multiplication technique along with the GDI-based adders. Comparative analysis shows that designs using GDI logic have lower power consumption, transistor count, and area compared to equivalent CMOS designs.
A Low power and area efficient CLA adder design using Full swing GDI techniqueIJERA Editor
1) The document presents a low power carry look ahead adder (CLA) design using a Full swing Gate Diffusion Input (FS-GDI) technique.
2) The proposed CLA implementation utilizes improved full-swing GDI logic gates to reduce power dissipation and area compared to a conventional CMOS implementation.
3) Simulation results show the proposed 16-bit FS-GDI CLA has lower delay, power dissipation, and area compared to other GDI adder designs in a 130nm CMOS technology.
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085IJERA Editor
The need constantly exists for converters with higher resolution, faster conversion speeds and lower power dissipation. High-speed analog to digital converters (ADC’s) have been based on flash architecture, because all comparators sample the analog input voltage simultaneously, this ADC is thus inherently fast. Unfortunately, flash ADC requires 2N - 1 comparators to convert N bit digital code from an analog sample. This makes flash ADC’s unsuitable for high-resolution applications. This paper demonstrates a simple technique to enhance resolution of flash ADC’s that require as few as 256 comparators for 12-bit conversion. In this approach, the analog input range is partitioned into 256 quantization cells, separated by 255 boundary points. An 8-bit binary code 00000000 to 11111111 is assigned to each cell. A 12-bit flash converter requires 4096 comparators, while proposed technique reduces number of comparator requirements to only 256 for 12- bit conversion. Therefore, this technique is best suitable when high speed combined with high resolution is required. Result of 12-bit prototype is presented.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IRJET- A Review on Various Secured Data Encryption Models based on AES StandardIRJET Journal
This document reviews various secure data encryption models based on the AES standard. It discusses AES encryption which involves sub bytes, shift rows, mix columns and add round key processes over multiple rounds. Various FPGA-based AES encryption models are compared based on throughput, area, maximum frequency, bitwidth, and number of pipeline stages. The models achieve trade-offs between speed and area. AES is widely used for data security in applications like e-commerce and banking due to its standardization and ability to securely encrypt data.
IJCER (www.ijceronline.com) International Journal of computational Engineerin...ijceronline
This document describes an area optimized and pipelined FPGA implementation of the AES encryption and decryption algorithm. The AES algorithm is divided into four 32-bit units that are processed sequentially with a clock. This reduces the chip size compared to previous implementations that processed the full 128-bit blocks. Pipelining is used to increase throughput. The implementation is tested on a Spartan 3 FPGA using VHDL. It aims to achieve both high throughput and reduced hardware usage compared to prior designs.
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adderijtsrd
Reversible circuits are one promising direction withapplications in the field of low-power design or quantumcomputation. However, no real design flow for this new kind ofcircuits exists so far. Significant contributions have been madein the literature towards the design of reversible logic gatestructures and arithmetic units, however, there are not manyefforts directed towards the design of reversible ALUs. In thispaper, a novel programmable reversible Kogge-Stone adder ispresented and verified, and its implementation in the design ofa reversible Arithmetic Logic Unit is demonstrated. Then,reversible implementations of ripple-carry, Kogge-Stone carrylook-ahead adders are analyzed and compared in terms ofdelay. The proposed design consists of the reversible Fredkin,Feynman, MG, HNG, PG and RKSC gates. The performancecharacteristics analysis is carried out in Xilinx environment. Swetha Potharla | Rajkumar R"A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-1 | Issue-6 , October 2017, URL: http://www.ijtsrd.com/papers/ijtsrd5758.pdf http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/5758/a-novel-design-of-a-4-bit-reversible-alu-using--kogge-stone-adder/swetha-potharla
IRJET- A Survey on Reconstruct Structural Design of FPGAIRJET Journal
This document summarizes research on reconstructing the structural design of field-programmable gate arrays (FPGAs). It discusses how logic block complexity, interconnect structure, hardwired logic blocks, and data path implementation can impact the area and speed of FPGAs. The document analyzes past studies that examined how varying the number of lookup table (LUT) inputs, routing flexibility between blocks, and use of hardwired connections affected the routability and timing of mapped circuits. It also describes how FPGAs can be optimized for logic emulation applications by multiplexing logic units over time through memory-based architectures. In general, the document reviews FPGA architectural parameters and how researchers have iteratively improved designs through simulation and
This document summarizes techniques for error detection and correction in data communication systems. It discusses various error correction techniques including forward error correction using block codes, convolutional codes, and hybrid automatic repeat request. It focuses on convolutional codes and the Viterbi algorithm, describing the algorithm's use of branch metric computation, path metric computation, and traceback to decode data with the minimum accumulated error path. The document concludes that convolutional encoding with Viterbi decoding is an effective method for forward error correction in wireless communication systems.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
A vlsi implementation of a resource efficient and secure architecture of a b...eSAT Journals
This document discusses the VLSI implementation of a resource efficient and secure architecture for a block cipher. It proposes two designs - a throughput enhanced design and an area reduced design. The designs implement a 128-bit block cipher using the Hummingbird algorithm. Simulation results on ModelSim and synthesis results on Xilinx show that the area reduced design uses fewer logic resources than the throughput enhanced design, making it more suitable for FPGA implementation where area is a concern.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Basic signal processing system design on fpga using lms based adaptive filtereSAT Journals
Abstract
Adaptive digital filter based on LMS algorithms widely used in the area of digital signal processing to iteratively estimate the
statistics of an unknown signal. Design of an adaptive filter is based on three major computing elements namely multiplier, adder
and delay unit torealize the Finite Impulse Response (FIR) filter. The filter weights( coefficient) of the FIR filter are adjusted
automatically by Least Mean Square of the error so as to match the adapted output to the desired input. This paper explains the
design of adaptive filter by two approaches. One is model based approach and other is Field Programmable Gate Arrays
(FPGAs). The model based design approach is developed around MATLAB, SIMULINK and SYSTEM GENERATOR tools, which
provide a virtual FPGA platform. Modern FPGA include the resources needed to design efficient filtering structures. The LMS
algorithm has been implemented on CYCLONE II EP2C35F672C8 FPGA device, using ALTERA QUARTUS II development
platform. The three major demonstrable applications cited in the present work are System Identification, Noise reduction and
Echo cancellation.
Keywords – Signal Processing; FPGA; Adaptive Filter; DE2KIT
An optimised multi value logic cell design with new architecture of many val...IJMER
The document describes a proposed design of optimized multi-value logic cell with a new architecture for multi-value logic gates. It discusses the design of 4-level logic AND, OR, NOT gates and a 4-level D-type flip-flop in EDA tool Tanner. It also proposes a binary to 4-level logic converter for interfacing with existing binary circuits. The results show the designed components have lower MOSFET count and power consumption compared to previous works.
The document presents a generic architecture for an area-efficient 4-input binary coded decimal (BCD) adder implemented on an FPGA. It modifies a previously proposed area-efficient 3-input decimal adder to support a generic number of inputs. The proposed 4-input adder has four stages: 1) carry save addition and propagation/generation signal generation, 2) carry network, 3) correction stage, and 4) final addition. Simulation results on a Xilinx FPGA for different number of bits and inputs are presented, showing the adder has reduced delay and area compared to previous approaches. The generic approach can support addition of any number of inputs.
The document presents a new reversible logic gate called BBCDC (Binary to BCD conversion) and a more effective realization of a BCD adder circuit using the proposed BBCDC gate. The BBCDC is a 5x5 reversible gate that converts binary numbers to BCD format. The proposed BCD adder uses DKFG reversible gates for addition and the BBCDC gate for binary to BCD conversion. A comparison shows the proposed design uses fewer gates and garbage outputs than existing BCD adder designs. The efficient design of the BCD adder depends on the reversible ripple carry adder and the reversible binary to BCD converter used.
International Journal of Engineering Research and DevelopmentIJERD Editor
Electrical, Electronics and Computer Engineering,
Information Engineering and Technology,
Mechanical, Industrial and Manufacturing Engineering,
Automation and Mechatronics Engineering,
Material and Chemical Engineering,
Civil and Architecture Engineering,
Biotechnology and Bio Engineering,
Environmental Engineering,
Petroleum and Mining Engineering,
Marine and Agriculture engineering,
Aerospace Engineering.
Comparison of AES and DES Algorithms Implemented on Virtex-6 FPGA and Microbl...IJECEIAES
Encryption algorithms play a dominant role in preventing unauthorized access to important data. This paper focus on the implementations of Data Encryption Standard (DES) and Advanced Encryption Standard (AES) algorithms on Microblaze soft core Processor and also their implementations on XC6VLX240t FPGA using Verilog Hardware Description language. This paper also gives a comparison of the issues related to the hardware and software implementations of the two cryptographic algorithms.
This document discusses the design of a simulator for network-on-chip systems. It describes the design of a new topology called Ring Connected Binary Tree (RiCoBiT) as well as mesh and torus topologies. The key aspects of the RiCoBiT node design are explained, including the routing logic and packet communication protocol. The paper also evaluates performance parameters like packet latency under different traffic loads and packet sizes for the different topologies.
Parallel-prefix adders offer a highly efficient solution to the binary addition problem and are
well-suited for VLSI implementations. In this paper, a novel framework is introduced, which allows
the design of parallel-prefix Ling adders. The proposed approach saves one-logic level of
implementation compared to the parallel-prefix structures proposed for the traditional definition of
carry look ahead equations and reduces the fan out requirements of the design. Experimental results
reveal that the proposed adders achieve delay reductions of up to 14 percent when compared to the
fastest parallel-prefix architectures presented for the traditional definition of carry equations
IRJET- Implementation of Radix-16 and Binary 64 Division VLSI Realization...IRJET Journal
This document presents four proposed VLSI realization architectures for implementing a high-speed and low-power 64-bit binary division. The architectures use digit-recurrence division algorithms with radix-16 representations and signed digit number systems to represent partial remainders and quotient digits. This allows carry-free addition for calculating next partial remainders and reduces the number of required division iterations. Two representations - static and semidynamic - are used for generating divisor multiples. Radix-16 signed digit sets between [-9,9] are used to represent quotient digits. Carry save and maximally redundant number systems are explored for representing partial remainders to reduce power dissipation. Simulation results show the proposed methods achieve 26-35% lower power
Optical Gray to Binary Code Converter with and without Mach-Zehnder Interfero...IRJET Journal
This document discusses two techniques for designing an optical gray to binary code converter: 1) using a traveling wave semiconductor optical amplifier (SOA) and 2) using a Mach-Zehnder interferometer (MZI). Both techniques are simulated using OptiSystem software at 10 GB/s. The SOA-based design achieves an extinction ratio of 131.40 dB while the SOA-MZI design achieves a higher extinction ratio of 131.52 dB. The SOA-MZI configuration is determined to be more desirable due to its compactness, stability, lower attenuation and higher accuracy compared to the SOA-based design.
Designing of Adders and Vedic Multiplier using Gate Diffusion InputIRJET Journal
This document discusses the design of adders and Vedic multipliers using Gate Diffusion Input (GDI) logic. GDI logic is introduced as an alternative to traditional CMOS logic for low power VLSI design. Various adders including Ripple Carry Adder, Kogge Stone Adder, and Brent Kung Adder are designed using GDI logic. Vedic multipliers are also designed using the Urdhva-Tiryagbhyam multiplication technique along with the GDI-based adders. Comparative analysis shows that designs using GDI logic have lower power consumption, transistor count, and area compared to equivalent CMOS designs.
A Low power and area efficient CLA adder design using Full swing GDI techniqueIJERA Editor
1) The document presents a low power carry look ahead adder (CLA) design using a Full swing Gate Diffusion Input (FS-GDI) technique.
2) The proposed CLA implementation utilizes improved full-swing GDI logic gates to reduce power dissipation and area compared to a conventional CMOS implementation.
3) Simulation results show the proposed 16-bit FS-GDI CLA has lower delay, power dissipation, and area compared to other GDI adder designs in a 130nm CMOS technology.
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...IRJET Journal
This document presents a novel architecture for a high-speed inexact speculative adder using carry lookahead adder and Brent Kung adder. The proposed adder splits the critical path into shorter paths using fine-grain pipelining to improve speed. It uses a carry lookahead adder and Brent Kung adder in 4-bit blocks to speculate the carry and calculate sums, with error compensation. The design is implemented using a 5-stage pipeline to further reduce delay. Implementation in MAGIC shows the proposed adder achieves higher speed through optimized pipelining of key components in the speculative and compensation blocks.
Area and Power Efficient Up-Down counter Design by Using Full Adder ModuleIJEEE
In this paper an area and power efficient 98T Up- Down counter design has been presented by using Pass transistor logic designing technique. The proposed Up-Down counter design consist of 53 NMOS and 45 PMOS. Four PTL full adder modules has been used to design this Up-Down counter which consumes less area and power at 120 nm as compared to CMOS, TG and GDI full adder designs. The proposed Up-Down counter design is based on this area and power efficient 10 transistors PTL full adder module. The proposed Up-Down counter has been designed and simulated using DSCH 3.1 and Microwind 3.1 on 120nm. For proposed design Power variation with respect to the supply voltage has been performed on BSIM-4 and LEVEL-3 using 120nm technology. Results show that Area of proposed PTL Up- Down counter design is 1288.4 µm2 on 120nm technology. At 1.2V input supply voltage the proposed Up-Down counter design consumes 111µW power at BSIM-4.
https://technoelectronics44.blogspot.com/
GDI TECHNOLOGY, here you get GDI implementation and design of GDI based gates AND, OR, XOR, and Adders like CLA, CIA, CSKA, performance analysis of CMOS And GDI
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...IJERA Editor
The addition of two binary numbers is the important and most frequently used arithmetic process on
microprocessors, digital signal processors (DSP), and data-processing application-specific integrated circuits
(ASIC). Therefore, binary adders are critical structure blocks in very large-scale integrated (VLSI) circuits.
Their effective application is not trivial because a costly carry spread operation involving all operand bits has to
be achieved. Many different circuit constructions for binary addition have been planned over the last decades,
covering a wide range of presentation characteristics. In today era, reversibility has become essential part of
digital world to make digital circuits more efficient. In this paper, we have proposed a new method to reduce
quantum cost for ripple carry adder and carry skip adder. The results are simulated in Xilinx by using VHDL
language.
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI ArchitectureIRJET Journal
This document describes a configurable and low power VLSI architecture for a hard-decision Viterbi decoder. It proposes a design that can be configured for different numbers of traceback steps (N) by adjusting traceback parameters without major modifications to the register transfer level design. The design aims to consume low power. It was synthesized in Xilinx and showed good results for operational speed and area consumption when tested for N=32 and N=64 traceback steps. Viterbi decoding is an important error correction technique that involves convolutional encoding, transmission with potential errors, and decoding using the Viterbi algorithm. Low power is a priority for Viterbi decoders due to their power consumption.
Multiple Valued Logic for Synthesis and Simulation of Digital CircuitsIJERA Editor
The Multiple valued logic(MVL) has increased attention in the last decades because of the possibility to represent the information with more than two discrete levels.Advancing from two-valued to four-valued logic provides a progressive approach. In new technologies, the most delay and power occurs in the connections between gates. When designing a function using MVL, we need fewer gates,which implies less number of connections, then less delay. In the existing system, the 4:1 multiplexer is designed using the MVL logic and various paramaters are analysed. In the proposed system, the idea of designing a Barrel shifter using the multiple valued logic and the parameters are all analyzed. All these designs are verified using Modelsim simulator.
IRJET- Design of 1 Bit ALU using Various Full Adder CircuitsIRJET Journal
This paper explores the design of a 1-bit arithmetic logic unit (ALU) using various full adder techniques, including transmission gate, complementary metal-oxide semiconductor (CMOS), gate diffusion input (GDI), and modified GDI logic. The designs are implemented in 180nm and 130nm technologies. Modified GDI full adders require fewer transistors, have lower propagation delay and power consumption compared to other techniques. A 1-bit ALU is designed using various full adders and the performance is compared between technologies. The modified GDI full adder is shown to be well-suited for low power applications due to its small transistor count, low delay and power.
High Performance Binary to Gray Code Converter using Transmission GATE IJEEE
This document discusses the design and implementation of a binary to gray code converter using both conventional CMOS logic gates and transmission gates. It finds that a design using transmission gates improves power efficiency by 76.22% and reduces the effective area by 72.3% compared to a design using CMOS logic gates. The transmission gate implementation also reduces the number of transistors from 36 to 18. Layouts of the converter were created using both fully automatic and semi-custom design in Microwind3.1. Simulation results show that the transmission gate semi-custom layout has the lowest power at 10.7μW and smallest area at 47.5μm2, making it the most efficient implementation.
IRJET- Performance Evalution of Gate Diffusion Input and Modified Gate Di...IRJET Journal
The document discusses techniques for designing low-power multipliers and fast adders. It introduces the Gate Diffusion Input (GDI) and Modified Gate Diffusion Input (MGDI) techniques, which can reduce transistor count and power consumption compared to traditional CMOS designs. Basic logic gates like AND, OR, XOR can be implemented using GDI cells. Using GDI gates, low-power multipliers and fast adders can be designed, like a 6-transistor GDI full adder. MGDI further improves upon GDI by permanently tying the substrate terminals, reducing static power dissipation. Array and tree multipliers are discussed as approaches to multiply two binary numbers using additions of partial products.
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...IJERA Editor
In Very Large Scale Integration (VLSI) outlines, Carry Select Adder (CSLA) is one of the quickest adder utilized as a part of numerous data processing processors to perform quick number crunching capacities. In this paper we proposed the design of SQRT CSLA using parity preserving reversible gate (P2RG). Reversible logic is emerging field in today VLSI design. In conventional circuits, the logic gates such as AND gate, OR gate is irreversible in nature and computing with irreversible logic results in energy dissipation. This problem can be circumvented by using reversible logic. In ideal condition, the reversible logic gate produces zero power dissipation. The proposed design is efficient in terms of delay as compare to irreversible SQRT CSLA. The simulation is done using Xilinx.
Low Power and Area Efficient Multiplier Layout using Transmission GateIJEEE
This paper proposes the design and implementation of a 2-bit multiplier using fully automatic design and semi- custom design. Any digital signal processor has adder and multiplier in its core unit. Low power and high speed mac units are in high demand and therefore make a significant place in today’s vlsi environment. Power consumption of cmos circuits is a major concern in vlsi design. The proposed design is made using transmission gate logicwhich helped in using less number of cmos. The multiplier circuit is first simulated using avlsi cad tool and thus the layout was generated. The proposed circuit is simulated by using 90nm cmos technology with supply voltage of 1.2v. It is found that semi-custom based design produced better results in terms of power dissipation and area.
This document summarizes the design of a single edge triggered D flip flop using the Gate Diffusion Input (GDI) technique to reduce power consumption. GDI allows implementing logic functions using fewer transistors which can reduce power and delay. The proposed D flip flop uses a master-slave configuration with 4 GDI cells and samples data on the falling clock edge. Simulation results for a 180nm process show the GDI design uses 18 transistors, has average power of 1.77uw and maximum delay of 5.48ps, providing power reductions of 40% over conventional designs. Therefore, the GDI technique is suitable for low power applications requiring high performance.
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUEIRJET Journal
This document describes a modified carry select adder design using Brent Kung adder and modified gate diffusion input (MGDI) technique. The key modifications are:
1) Replacing the traditional ripple carry adders in carry select adders with faster Brent Kung adders to improve performance.
2) Using the MGDI technique to reduce the number of transistors in basic logic gates like AND, OR and XOR. This helps reduce the area and power consumption of the design.
Simulation results show that the modified carry select adder has lower area, power consumption and delay compared to traditional carry select adder designs. By combining Brent Kung adder and MGDI technique, the design is able to achieve
This document summarizes the design of different types of 8-bit comparators. It discusses the design of a conventional bit-wise comparator, a borrow look-ahead comparator, and a mux-based comparator. The comparators were designed using Xilinx Vivado software. Simulation results show that the borrow look-ahead comparator has the lowest power consumption of 0.071W and fewest number of cells at 46, making it the most efficient design compared to the conventional and mux-based comparators. The document compares the performance of the different comparator designs in terms of power consumption and number of cells.
A Survey Paper on Leakage Power and Delay in CMOS Circuitsijtsrd
Power consumption is one of the top issues of VLSI circuit design, for which CMOS is the primary technology. Today’s focus on low power is not only because of the recent growing demands of mobile applications. Even before the mobile era, power consumption has been a fundamental problem. To solve the power dissipation problem, many researchers have proposed different ideas from the device level to the architectural level and above. However, there is no universal way to avoid tradeoffs between power, delay and area and thus, designers are required to choose appropriate techniques that satisfy application and product needs. In this paper we study different author’s paper to relate to this problem and try to find out the best solution for future work. Vidhyasagar Chaudhary | Dr. Neetesh Raghuwanshi "A Survey Paper on Leakage Power and Delay in CMOS Circuits" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-5 | Issue-4 , June 2021, URL: https://www.ijtsrd.compapers/ijtsrd43615.pdf Paper URL: https://www.ijtsrd.comengineering/electronics-and-communication-engineering/43615/a-survey-paper-on-leakage-power-and-delay-in-cmos-circuits/vidhyasagar-chaudhary
Color Digital Sign Board using Altium Designerijtsrd
1) The document describes the design of a color digital sign board using Altium Designer software. Key components included a Programmable System-on-Chip (PSoC), RGB LEDs, decoders, latches, and a MOSFET transistor.
2) The design is implemented in four steps: 1) Creating the schematic using Altium Designer libraries, 2) Adding PCB footprint libraries and connecting components, 3) Assembling the real PCB board with soldered components, 4) Connecting the finished board to a power supply.
3) The final product is a modular color display board that can be controlled by a PC or USB to show scrolling text, graphics or
The impact of quantum computing has been widely recognised in the engineering domain. The age of quantum computing has arrived, and with it comes the ability to easily solve exponential problems. This book is written by me to meet current academic demands. The book is designed to address the most important aspects of the subject of Quantum Computing. The publication of the book "Quantum Computing" is the culmination of numerous years of research and teaching in academia. It is given in a way that is straightforward to comprehend. The undergraduates, and graduate students may all benefit from reading this book. We have given our very best effort to bring you accurate book material.
The book explains the fundamentals of this topic in simple, straightforward language. The most efficient approach to go through this book is to grasp the underlying fundamental as well as mathematical concepts. The chapters are meant to stand on their own. This book is not intended to be theoretical; rather, it will serve to familiarise you with the fundamental of quantum computing, like applications, multiple-qubit systems, quantum state transformations, quantum gates and quantum circuits, tools for quantum computing, bell states, quantum Parallelism, quantum Algorithms: Shor’s Algorithm, Grover’s Algorithm, Quantum Hardware and software, Quantum Cryptography and Security, Quantum Error Rates and Quantum Noise, Quantum Fourier Transform, Quantum Machine Learning and so on.
The model questions and multiple-choice questions that are provided at the end of the book have been chosen to improve readers' understanding, as well as their performance in exams and key employment.
We warmly welcome and would be very appreciative of any comments or recommendations, that will help us enhance the overall quality of the book.
Cost-effective architecture of decoder circuits and futuristic scope in the e...VIT-AP University
The goal of Very Large Scale Integration (VLSI) over the past several decades has been the miniaturisation of chip size, along with increased computing speed and decreased power consumption. Miniaturization of size, high computing speed, and low power consumption does not appear to be able to meet the demand of consumers at this time. Quantum dot cellular automata is a more promising methodology that has the potential to optimise power, speed, and area at the nano-computing scale. In the field of nanocomputing, combinational circuit design has seen a significant amount of research and development effort. This article presents a comprehensive review as well as a proposed design of a decoder that has an accurate clocking mechanism and the best design. In terms of cell count, total area, cell area, area coverage, latency, QCA cost, and quantum cost, the novel 2-to-4 decoder achieves values of 87, 0.10, 0.0281, 28.1, 2.5, 0.625, 0.25, which is better than the prior work. Comparing the 2-to-4 decoder design to a standard design, the improvement is 72.64 %, 80 %, 72.71 %, 28.1 %, 64.28 %, 97,44 and 92.85 % in cell count, total area, cell area, area coverage, latency, QCA cost, and Quantum cost, respectively.
Dr. Neeraj Kumar Misra is an Associate Professor who teaches Information Theory and Coding. Some of his qualifications and accomplishments include: a Ph.D from VIT-AP University under a TEQIP-II fellowship, a postgraduate diploma in artificial intelligence and machine learning from NIT Warangle, three granted international patents, over 9 years of teaching and industry experience, 14 publications in SCI journals, and 325 citations on Google Scholar with an h-index of 11. He is a professional member of several organizations and serves on the editorial boards of multiple journals.
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...VIT-AP University
As the process of scaling down continues at a rapid pace, there is a growing need for an alternative semiconductor device to replace CMOS. One of the alternatives that attracted a lot of attention is called nanomagnetic logic (NML). This is because NML delivers a high device density in addition to a non-volatility of stored information, beyond-CMOS technologies, and device work at room temperature. It is necessary to lower the circuit density and increase the speed of circuits like adders. Using emerging NML logic, we created a full-adder, and ripple carry adder (RCA) with a minimum area. As a result, the invented multilayer-based decimal design makes use of RCA, and full-adder, for innovative 3D topology. We used an NML framework built with perpendicular nanomagnetic (pNML) layers to simulate the characteristics of these devices. With the adder designs that have been offered the latency values are relatively low while performing exhaustive testing. Using pNML technology, a decimal adder has been constructed for the first time in the literature. In addition, simulations are carried out with the help of the Modelsim simulator. During the process of nanomagnetic designing consideration is given to both of these aspects as latency and area. To create an NML circuit, the tool MagCAD is employed. Results are better using the pNML environment-based full adder, RCA and decimal adder.
An in-depth study of the electrical characterization of supercapacitors for r...VIT-AP University
The Energy Storage System (ESS) is geared toward sophisticated systems with increased operating time for a variety of real-time applications such as an electric vehicle, a WSN (Wireless Sensor Network), a Capa bus, and so
on. Its primary focus is on supplying these kinds of systems with additional capacity in recent development, and
this will continue to be its primary focus. Because of their exceptionally high specific power, rapid charging, and
low ESR (Effective Series Resistance), electric double-layer (EDLC) capacitors or supercapacitors are encouraged
for use because they can be integrated more easily with battery technology that can be used in electric vehicles
and other electronic devices. The supercapacitor calls for a precise and accurate characterization in order to
facilitate the development of improved applications and more effective energy storage devices and technologies.
In this article, we studied various supercapacitor electrode components, electrolytic solutions, analogous circuit
models, electrical energy storage properties, and some real-time supercapacitor applications in the automotive,
manufacturing, construction, and consumer electronics industries. In addition, we have discussed on hybrid
material that was just recently developed with the goal of enhancing the conductivity and effectiveness of supercapacitors. Aside from this, we have discussed about the behaviour of supercapacitors in terms of how their behaviour is dependent on current and voltage with detailed analysis.
Agenda
1. Algorithm of Reading Scientific Research Article
2. Importance of ORCID ID
3. Benefit of ORCiD
4. Process of Connecting Scopus database to ORCiD iD
5. Registration of ORCiD iD Account
6. Scopus Database connected to ORCiD iD
7. BibTeX Entry to add all the publication at the same time in ORCiD iD
8. Process of importing BibTex into ORCiD Database
9. Using Bibtex include all the research article in one time
How to Calculate the H-index and Effective Response of ReviewerVIT-AP University
The document provides information on calculating the H-index and responding effectively to reviewer comments. It discusses that the H-index measures both the productivity and citation impact of a scientist's publications. The H-index is based on the scientist's most cited papers and the number of citations they received. The document also provides common phrases to use in responding to reviewer comments and thanks the reviewers for their feedback to strengthen the manuscript. Useful research tools and links are also listed.
Dr. Neeraj Misra presented on the importance of obtaining an ORCID ID. An ORCID ID is a unique identifier that helps link researchers to their work activities and publications. It helps distinguish researchers from others with similar names and allows researchers to add all of their publications at once to their profile. Obtaining an ORCID ID only takes a few minutes and helps give proper attribution and credit for research works.
Writing and Good Abstract to Improve Your Article QualityVIT-AP University
This document provides an overview of a presentation on writing good abstracts to improve article quality. The presentation covers topics like journal ranking, using Mendeley software, how to structure an article, how editors review papers, calculating citation metrics like cite score and h-index, and maintaining research profiles and accounts. Useful research tools and links are also listed. The presentation aims to provide guidance on writing strong abstracts and improving the overall quality of research publications.
Fundamental of Electrical and Electronics Engineering.pdfVIT-AP University
The document provides an introduction to Dr. Neeraj Kumar Misra, an Associate Professor in the Department of SENSE at VIT-AP University. It lists his qualifications including a Ph.D, publications, awards, projects completed, and professional memberships. It also outlines the content to be covered in the course on Fundamentals of Electrical and Electronics Engineering including topics like electric current, Ohm's law, circuit theory, and component symbols.
Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...VIT-AP University
As the semiconductor industry strives for downsizing and high speed, it is confronted with
increasing scaling uncertainty as devices decrease to the nanoscale. Nano-magnetic logic (NML) is an alternative approach to synthesize the digital logic circuits with high-density and lowpower
consumption. We introduced an optimal design of content addressable memory (CAM)
memory based on perpendicular nano-magnetic logic (pNML). The main aim of this implementation
is to synthesize CAM memory in terms of latency and other design parameters. The implementation of the design is a multilayer approach, which is optimal. The synthesis approach
and optimization are perfectly scalable across layout construction of designs. Here a new logic gate in pNML technology is designed which is mainly used for matching of two input numbers. According to insight, both memory unit and a matching unit in the pNML are introduced in the state-of-the-artwork for the ¯rst time to synthesize design in high-speed pNML application. MAGCAD tool is used for the design of all the proposed pNML layouts.
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...VIT-AP University
For design methodology of CRC or cyclic redundancy check is very used technique for error checking and shows the transmission reliability we are using the HDLC block. HDLC block is very useful in data communication these block operated in data link layer. For design methodology of CRC is to generate the CRC polynomial using XOR’s gate and shift register these polynomial are implement on software Xilinx Plan Ahead 13.1 and verify for simulation result for random testing of CRC bit on receiver side same result are obtained to show that it is more reliable.
Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor NetworkingVIT-AP University
Wireless sensor networks is challenging in that it requires an enormous breadth of knowledge from an enormous variety of disciplines. A lot of study has been done to minimize the energy used in routing and number of protocols has been developed. These protocols can be classified as - Hierarchical, data centric, location based and Network flow protocols. In this paper, we are particularly focusing on hierarchical protocols. In such types of protocols, the energy efficient clusters are formed with a hierarchy of cluster heads. Each cluster has its representative cluster head which is responsible for collecting and aggregating the data from its respective cluster and then transmitting this data to the Base Station either directly or through the hierarchy of other cluster heads. Fuzzy logic has been successfully applied in various areas including communication and has shown promising results. However, the potentials of fuzzy logic in wireless sensor networks still need to be explored. Optimization of wireless sensor networks involve various tradeoffs, for example, lower transmission power vs. longer transmission duration, multi-hop vs. direct communication, computation vs. communication etc. Fuzzy logic is well suited for application having conflicting requirements. Moreover, in WSN, as the energy metrics vary widely with the type of sensor node implementation platform, using fuzzy logic has the advantage of being easily adaptable to such changes.
Approach to design a high performance fault-tolerant reversible ALUVIT-AP University
In the digital circuit design, the primary factors are low power and a high packing density. The reversible logic circuit in quantum-dot cellular
automata (QCA) framework is hoped to be effective in addressing the factor of power consumption at nanoscale regime. Fault tolerant circuits are suited of interruption of errors at the outputs. This manuscript focuses the design of ALU in QCA-based and propose new parity preserving gate. It has been introduced that new reversible gate, namely, universal parity preserving gate (UPPG), to
optimise the ALU circuits. An algorithm and lemmas are shown in designing ALU. The ALU generates a number of arithmetic and logical function with using only less architectural complexity. Most importantly circuit design
focuses on optimising the gate count and quantum cost. In addition to optimisation, the workability of UPPG gate is tested by QCA and the simulation result obtained ensures the correctness of the design.
Novel conservative reversible error control circuits based on molecular QCAVIT-AP University
Quantum-dot cellular automata are a prominent part of the nanoscale regime. They
use a quantum cellular based architecture which enables rapid information process with high
device density. This paper targets the two kinds of novel error control circuits such as Hamming
code, parity generator and checker. To design the HG-PP (HG = Hamming gate, PP = parity
preserving), NG-PP (NG = new gate) are proposed for optimising the circuits. Based on the
proposed gates and a few existing gates, the Hamming code and parity generator and checker
circuits are constructed. The proposed gates have been framed and verified in QCA. The
simulation outcomes signify that their framed circuits are faultless. In addition to verification,
physical reversible is done. The reversible major metrics such as gate count, quantum cost, unit
delay, and garbage outputs, uses best optimisation results compared to counterparts. They can be utilised as a low power error control circuit applied in future communication systems.
A modular approach for testable conservative reversible multiplexer circuit f...VIT-AP University
Quantum technology has an attractive application nowadays for its minimizing the energy dissipation, which is a prominent
part of any system-level design. In this article, the significant module of a multiplexer, an extended to n:1 is framed with
prominent application in the control unit of the processor. The proposed multiplexer modules are framed by the algorithm,
which is extended perspective based. Further, quantum cost and gate count are less to ensure the efficient quantum computing
framed. In addition, the QCA computing framework is an attempt to synthesize the optimal primitives in conservative
reversible multiplexer in nano-electronic confine application. The developed lemmas is framed to prove the optimal parameters
in the reversible circuit. Compared with existing state-of-art-works, the proposed modular multiplexer, the gate count,
quantum cost and unit delay are optimal.
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...VIT-AP University
Quantum-dot cellular automata is a modern computing paradigm, conceived in feature of nanometer
scale with high integration density, and significant low power. For the QCA technology, making these
high-density design means an increase in the complexity which in turn leads to growth in the number of faults. The defect model presented in this paper categorized into two types, which include single missing and additional cell considering for QCA fault. Proposed gates have been designed in the
QCA and verified. The proposed Fredkin gate design has been compared with an existing design,
and 43% and 70% improvement in cell count and area respectively are revealed. Also, the Toffoli
design in QCA which achieve some parameters such as cell complexity of 39, and the average fault tolerance of 53.5%. The polarization value for both single cells missing an addition cell missing has been studied to explain the logic signal strength effect physically. A QCA framework for the 3-input
Ex-OR, 2:1 multiplexer, Fredkin, and Toffoli gate for the fault problem in which reliability analysis based on Hardware description language for QCA devices (HDLQ) is discussed and verified on the fault pattern look-up table.
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataVIT-AP University
Quantum cell automata (QCA) are the best possible alternative to the
conventional CMOS technology due to its low power consumption, less area and high-speed operation. This paper describes synthesizable QCA implementation of squaring. Vedic sutras used for squaring are defined over algorithm construction. Based on the concept of the Vedic sutra, this paper has carried out 2-bit square and
4-bit square, projective to affine logic gates construction. Importantly for miniaturization
of devices, the QCA based square is the operation on which the area of
circuits relies on. This means that significantly lower QCA parameters can be used in
the square than in other competitive square circuits such as Wallace, Dadda, serial parallel,
and Baugh-Wooley.
A Redundant Adder Architecture in Ternary Quantum-Dot Cellular AutomataVIT-AP University
Now researchers are moving toward emerging technologies to replace the
conventional CMOS technology. Quantum-dot cellular automata (QCA) are one of
them for high-performance computing circuits. Ternary QCA is one of the finest
research areas in this domain for replacement of binary logic. In this paper, we
proposed a new redundant adder architecture using Ternary QCA technology. Our proposed architecture has 233 numbers of cells with an area of 0.35 μm2. All the proposed ternary logic layouts are implemented in TQCA designer tool.
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...VIT-AP University
The document describes the design and implementation of a non-restoring reversible divider circuit using quantum-dot cellular automata (QCA). Key points:
1) A non-restoring divider circuit was designed using Feynman and Haghparast gates in a reversible logic approach to minimize quantum cost and garbage outputs.
2) The divider circuit was synthesized and implemented in QCADesigner, achieving a cell complexity of 269 and area of 0.54 μm2.
3) The proposed reversible divider design was shown to have lower quantum cost, fewer garbage outputs, and gates than previous non-reversible divider designs.
Generative AI Use cases applications solutions and implementation.pdfmahaffeycheryld
Generative AI solutions encompass a range of capabilities from content creation to complex problem-solving across industries. Implementing generative AI involves identifying specific business needs, developing tailored AI models using techniques like GANs and VAEs, and integrating these models into existing workflows. Data quality and continuous model refinement are crucial for effective implementation. Businesses must also consider ethical implications and ensure transparency in AI decision-making. Generative AI's implementation aims to enhance efficiency, creativity, and innovation by leveraging autonomous generation and sophisticated learning algorithms to meet diverse business challenges.
https://www.leewayhertz.com/generative-ai-use-cases-and-applications/
Software Engineering and Project Management - Software Testing + Agile Method...Prakhyath Rai
Software Testing: A Strategic Approach to Software Testing, Strategic Issues, Test Strategies for Conventional Software, Test Strategies for Object -Oriented Software, Validation Testing, System Testing, The Art of Debugging.
Agile Methodology: Before Agile – Waterfall, Agile Development.
Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...Transcat
Join us for this solutions-based webinar on the tools and techniques for commissioning and maintaining PV Systems. In this session, we'll review the process of building and maintaining a solar array, starting with installation and commissioning, then reviewing operations and maintenance of the system. This course will review insulation resistance testing, I-V curve testing, earth-bond continuity, ground resistance testing, performance tests, visual inspections, ground and arc fault testing procedures, and power quality analysis.
Fluke Solar Application Specialist Will White is presenting on this engaging topic:
Will has worked in the renewable energy industry since 2005, first as an installer for a small east coast solar integrator before adding sales, design, and project management to his skillset. In 2022, Will joined Fluke as a solar application specialist, where he supports their renewable energy testing equipment like IV-curve tracers, electrical meters, and thermal imaging cameras. Experienced in wind power, solar thermal, energy storage, and all scales of PV, Will has primarily focused on residential and small commercial systems. He is passionate about implementing high-quality, code-compliant installation techniques.
Discover the latest insights on Data Driven Maintenance with our comprehensive webinar presentation. Learn about traditional maintenance challenges, the right approach to utilizing data, and the benefits of adopting a Data Driven Maintenance strategy. Explore real-world examples, industry best practices, and innovative solutions like FMECA and the D3M model. This presentation, led by expert Jules Oudmans, is essential for asset owners looking to optimize their maintenance processes and leverage digital technologies for improved efficiency and performance. Download now to stay ahead in the evolving maintenance landscape.
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...PriyankaKilaniya
Energy efficiency has been important since the latter part of the last century. The main object of this survey is to determine the energy efficiency knowledge among consumers. Two separate districts in Bangladesh are selected to conduct the survey on households and showrooms about the energy and seller also. The survey uses the data to find some regression equations from which it is easy to predict energy efficiency knowledge. The data is analyzed and calculated based on five important criteria. The initial target was to find some factors that help predict a person's energy efficiency knowledge. From the survey, it is found that the energy efficiency awareness among the people of our country is very low. Relationships between household energy use behaviors are estimated using a unique dataset of about 40 households and 20 showrooms in Bangladesh's Chapainawabganj and Bagerhat districts. Knowledge of energy consumption and energy efficiency technology options is found to be associated with household use of energy conservation practices. Household characteristics also influence household energy use behavior. Younger household cohorts are more likely to adopt energy-efficient technologies and energy conservation practices and place primary importance on energy saving for environmental reasons. Education also influences attitudes toward energy conservation in Bangladesh. Low-education households indicate they primarily save electricity for the environment while high-education households indicate they are motivated by environmental concerns.
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELijaia
As digital technology becomes more deeply embedded in power systems, protecting the communication
networks of Smart Grids (SG) has emerged as a critical concern. Distributed Network Protocol 3 (DNP3)
represents a multi-tiered application layer protocol extensively utilized in Supervisory Control and Data
Acquisition (SCADA)-based smart grids to facilitate real-time data gathering and control functionalities.
Robust Intrusion Detection Systems (IDS) are necessary for early threat detection and mitigation because
of the interconnection of these networks, which makes them vulnerable to a variety of cyberattacks. To
solve this issue, this paper develops a hybrid Deep Learning (DL) model specifically designed for intrusion
detection in smart grids. The proposed approach is a combination of the Convolutional Neural Network
(CNN) and the Long-Short-Term Memory algorithms (LSTM). We employed a recent intrusion detection
dataset (DNP3), which focuses on unauthorized commands and Denial of Service (DoS) cyberattacks, to
train and test our model. The results of our experiments show that our CNN-LSTM method is much better
at finding smart grid intrusions than other deep learning algorithms used for classification. In addition,
our proposed approach improves accuracy, precision, recall, and F1 score, achieving a high detection
accuracy rate of 99.50%.
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Sinan KOZAK
Sinan from the Delivery Hero mobile infrastructure engineering team shares a deep dive into performance acceleration with Gradle build cache optimizations. Sinan shares their journey into solving complex build-cache problems that affect Gradle builds. By understanding the challenges and solutions found in our journey, we aim to demonstrate the possibilities for faster builds. The case study reveals how overlapping outputs and cache misconfigurations led to significant increases in build times, especially as the project scaled up with numerous modules using Paparazzi tests. The journey from diagnosing to defeating cache issues offers invaluable lessons on maintaining cache integrity without sacrificing functionality.
Applications of artificial Intelligence in Mechanical Engineering.pdfAtif Razi
Historically, mechanical engineering has relied heavily on human expertise and empirical methods to solve complex problems. With the introduction of computer-aided design (CAD) and finite element analysis (FEA), the field took its first steps towards digitization. These tools allowed engineers to simulate and analyze mechanical systems with greater accuracy and efficiency. However, the sheer volume of data generated by modern engineering systems and the increasing complexity of these systems have necessitated more advanced analytical tools, paving the way for AI.
AI offers the capability to process vast amounts of data, identify patterns, and make predictions with a level of speed and accuracy unattainable by traditional methods. This has profound implications for mechanical engineering, enabling more efficient design processes, predictive maintenance strategies, and optimized manufacturing operations. AI-driven tools can learn from historical data, adapt to new information, and continuously improve their performance, making them invaluable in tackling the multifaceted challenges of modern mechanical engineering.
Build the Next Generation of Apps with the Einstein 1 Platform.
Rejoignez Philippe Ozil pour une session de workshops qui vous guidera à travers les détails de la plateforme Einstein 1, l'importance des données pour la création d'applications d'intelligence artificielle et les différents outils et technologies que Salesforce propose pour vous apporter tous les bénéfices de l'IA.
Supermarket Management System Project Report.pdfKamal Acharya
Supermarket management is a stand-alone J2EE using Eclipse Juno program.
This project contains all the necessary required information about maintaining
the supermarket billing system.
The core idea of this project to minimize the paper work and centralize the
data. Here all the communication is taken in secure manner. That is, in this
application the information will be stored in client itself. For further security the
data base is stored in the back-end oracle and so no intruders can access it.