The document discusses techniques for designing low-power multipliers and fast adders. It introduces the Gate Diffusion Input (GDI) and Modified Gate Diffusion Input (MGDI) techniques, which can reduce transistor count and power consumption compared to traditional CMOS designs. Basic logic gates like AND, OR, XOR can be implemented using GDI cells. Using GDI gates, low-power multipliers and fast adders can be designed, like a 6-transistor GDI full adder. MGDI further improves upon GDI by permanently tying the substrate terminals, reducing static power dissipation. Array and tree multipliers are discussed as approaches to multiply two binary numbers using additions of partial products.
IRJET- Analysis of Proposed Finfet based Full Adder using CMOS Logic StyleIRJET Journal
This document presents a comparison of FinFET-based full adders designed using different CMOS logic styles. Specifically, it analyzes a FinFET Gate Diffusion Input (GDI) full adder and a FinFET Static Energy Recovery Full (SERF) adder. Both adders are implemented using CADENCE simulation tools on a 180nm technology node. Simulation results show that the FinFET SERF adder has lower power (58.86% less), delay (24.98% less) and power-delay product (69.14% less) compared to the FinFET GDI adder. Therefore, the FinFET SERF adder design is concluded to be more suitable for low-power digital applications due
IRJET- Design of 1 Bit ALU using Various Full Adder CircuitsIRJET Journal
This paper explores the design of a 1-bit arithmetic logic unit (ALU) using various full adder techniques, including transmission gate, complementary metal-oxide semiconductor (CMOS), gate diffusion input (GDI), and modified GDI logic. The designs are implemented in 180nm and 130nm technologies. Modified GDI full adders require fewer transistors, have lower propagation delay and power consumption compared to other techniques. A 1-bit ALU is designed using various full adders and the performance is compared between technologies. The modified GDI full adder is shown to be well-suited for low power applications due to its small transistor count, low delay and power.
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
There is need to develop various new design techniques in order to fulfil the demand of increased speed, reduced area for compactness and reduced power consumption. It is considered that improved other performance specifications such as less delay, high noise immunity and suitable ambient temperature conditions are the prime factors. In this paper two different techniques are used for designing a 4-bit Magnitude Comparator(MC) and then a comparison is made about area and average delay. First one is Transmission Gate (TG) technique and second one is GDI Technique. This paper describes the design of an Integrated Circuit (IC) layout for a 4-bit MC. The layout was designed by use of an open source software namely Electric VLSI Design System which is Electronic Design Automation (EDA) tool. LTspiceXVII is used as simulator to carry out the simulation work.
This document summarizes the design of a single edge triggered D flip flop using the Gate Diffusion Input (GDI) technique to reduce power consumption. GDI allows implementing logic functions using fewer transistors which can reduce power and delay. The proposed D flip flop uses a master-slave configuration with 4 GDI cells and samples data on the falling clock edge. Simulation results for a 180nm process show the GDI design uses 18 transistors, has average power of 1.77uw and maximum delay of 5.48ps, providing power reductions of 40% over conventional designs. Therefore, the GDI technique is suitable for low power applications requiring high performance.
Implementation and analysis of power reduction in 2 to 4 decoder design using...eSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
IRJET- A Review Paper on Development of General Purpose Controller BoardIRJET Journal
This document provides a review of the development of a general purpose controller board. It describes the design and implementation of the controller board, which includes a microcontroller, analog sensors, communication capabilities, and a display. The controller board allows different applications by enabling communication between the microcontroller and connected devices. It provides a portable system for controlling, displaying, and manipulating inputs. The availability of various peripherals reduces complexity and cost. The controller board is programmed to perform tasks by running a set of instructions coded in the microcontroller. It provides a platform for real-time monitoring systems using sensors like a temperature sensor.
This document is a report submitted by Gerard Steven Mackay in partial fulfillment of the requirements for a degree in Electronics and Electrical Engineering from The Robert Gordon University in Aberdeen. The report details the development of a remotely addressable actuator that can be operated over a long-haul two-wire transmission line from 10,000 to 25,000 feet. The project aims to investigate direct communication with sensors and actuators in remote locations without an intermediary "smart hub" for increased reliability. The report describes the technical analysis and design of the system, including considerations for the control station, transmission medium, encoding/transmitting, and receiving/decoding. It provides details of the initial design, testing methodology using an oscilloscope,
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADCIDES Editor
The continued speed improvement of serial links
and appearance of new communication technologies, such as
ultra-wideband (UWB), have introduced increasing demands
on the speed and power specifications of high-speed low-tomedium
resolution analog-to-digital converters (ADCs).This
paper presents the design of high speed and ultra low power
comparator of a 4-bit ADC. The comparator used is Threshold
Inverter Quantization (TIQ) consuming less than 145μW power
with the input frequency of 1GHz and is designed using
standard CMOS (Complementary Metal Oxide
Semiconductor) technology. The power supply voltage is 0.7V
minimum which makes this design adaptable to wide variety
of System-on-Chip (SoC) applications. The complete design of
ADC is clockless which reduces the electromagnetic
interference and gives better modularity. The ADC is targeted
for 45nm as it was the mainstream CMOS technology, at the
beginning of this research. However, the circuit should be
portable to smaller feature size CMOS technologies with lower
supply voltages.
IRJET- Analysis of Proposed Finfet based Full Adder using CMOS Logic StyleIRJET Journal
This document presents a comparison of FinFET-based full adders designed using different CMOS logic styles. Specifically, it analyzes a FinFET Gate Diffusion Input (GDI) full adder and a FinFET Static Energy Recovery Full (SERF) adder. Both adders are implemented using CADENCE simulation tools on a 180nm technology node. Simulation results show that the FinFET SERF adder has lower power (58.86% less), delay (24.98% less) and power-delay product (69.14% less) compared to the FinFET GDI adder. Therefore, the FinFET SERF adder design is concluded to be more suitable for low-power digital applications due
IRJET- Design of 1 Bit ALU using Various Full Adder CircuitsIRJET Journal
This paper explores the design of a 1-bit arithmetic logic unit (ALU) using various full adder techniques, including transmission gate, complementary metal-oxide semiconductor (CMOS), gate diffusion input (GDI), and modified GDI logic. The designs are implemented in 180nm and 130nm technologies. Modified GDI full adders require fewer transistors, have lower propagation delay and power consumption compared to other techniques. A 1-bit ALU is designed using various full adders and the performance is compared between technologies. The modified GDI full adder is shown to be well-suited for low power applications due to its small transistor count, low delay and power.
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
There is need to develop various new design techniques in order to fulfil the demand of increased speed, reduced area for compactness and reduced power consumption. It is considered that improved other performance specifications such as less delay, high noise immunity and suitable ambient temperature conditions are the prime factors. In this paper two different techniques are used for designing a 4-bit Magnitude Comparator(MC) and then a comparison is made about area and average delay. First one is Transmission Gate (TG) technique and second one is GDI Technique. This paper describes the design of an Integrated Circuit (IC) layout for a 4-bit MC. The layout was designed by use of an open source software namely Electric VLSI Design System which is Electronic Design Automation (EDA) tool. LTspiceXVII is used as simulator to carry out the simulation work.
This document summarizes the design of a single edge triggered D flip flop using the Gate Diffusion Input (GDI) technique to reduce power consumption. GDI allows implementing logic functions using fewer transistors which can reduce power and delay. The proposed D flip flop uses a master-slave configuration with 4 GDI cells and samples data on the falling clock edge. Simulation results for a 180nm process show the GDI design uses 18 transistors, has average power of 1.77uw and maximum delay of 5.48ps, providing power reductions of 40% over conventional designs. Therefore, the GDI technique is suitable for low power applications requiring high performance.
Implementation and analysis of power reduction in 2 to 4 decoder design using...eSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
IRJET- A Review Paper on Development of General Purpose Controller BoardIRJET Journal
This document provides a review of the development of a general purpose controller board. It describes the design and implementation of the controller board, which includes a microcontroller, analog sensors, communication capabilities, and a display. The controller board allows different applications by enabling communication between the microcontroller and connected devices. It provides a portable system for controlling, displaying, and manipulating inputs. The availability of various peripherals reduces complexity and cost. The controller board is programmed to perform tasks by running a set of instructions coded in the microcontroller. It provides a platform for real-time monitoring systems using sensors like a temperature sensor.
This document is a report submitted by Gerard Steven Mackay in partial fulfillment of the requirements for a degree in Electronics and Electrical Engineering from The Robert Gordon University in Aberdeen. The report details the development of a remotely addressable actuator that can be operated over a long-haul two-wire transmission line from 10,000 to 25,000 feet. The project aims to investigate direct communication with sensors and actuators in remote locations without an intermediary "smart hub" for increased reliability. The report describes the technical analysis and design of the system, including considerations for the control station, transmission medium, encoding/transmitting, and receiving/decoding. It provides details of the initial design, testing methodology using an oscilloscope,
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADCIDES Editor
The continued speed improvement of serial links
and appearance of new communication technologies, such as
ultra-wideband (UWB), have introduced increasing demands
on the speed and power specifications of high-speed low-tomedium
resolution analog-to-digital converters (ADCs).This
paper presents the design of high speed and ultra low power
comparator of a 4-bit ADC. The comparator used is Threshold
Inverter Quantization (TIQ) consuming less than 145μW power
with the input frequency of 1GHz and is designed using
standard CMOS (Complementary Metal Oxide
Semiconductor) technology. The power supply voltage is 0.7V
minimum which makes this design adaptable to wide variety
of System-on-Chip (SoC) applications. The complete design of
ADC is clockless which reduces the electromagnetic
interference and gives better modularity. The ADC is targeted
for 45nm as it was the mainstream CMOS technology, at the
beginning of this research. However, the circuit should be
portable to smaller feature size CMOS technologies with lower
supply voltages.
This document describes a project to design a single channel digital voltmeter using an FPGA. The project involves using a Xilinx Spartan 3A FPGA development board which includes an analog to digital converter and LCD display. The FPGA is programmed using VHDL to measure both DC and AC voltage signals within a range of 0.4V to 2.9V. Key functions implemented on the FPGA include gain setting for the amplifier, analog to digital conversion, binary to BCD conversion for the display, and calculating the RMS value for sinusoidal signals. The design, simulation, and hardware testing are discussed.
IRJET-Modern Z-Source Power Conversion Topologies: A ReviewIRJET Journal
This document provides a review of modern Z-source power conversion topologies. It begins by discussing limitations of traditional voltage source and current source converters, such as only being able to perform buck or boost operation. The Z-source network was introduced to overcome these limitations by providing both buck and boost functionality using an LC component configuration. The document then reviews several modifications of the basic Z-source network topology, including quasi-Z-source, embedded Z-source, trans-Z-source, Γ-Z-source, and LCCT Z-source networks, analyzing their components, features, and benefits. It concludes that modified Z-source networks have advantages like high reliability, efficiency, buck-boost capability, and reduced harmonic
Engr. ASIF MEHMOOD is a registered electrical engineer from Pakistan currently working as an electrical site engineer in Jeddah, Saudi Arabia. He has over 5 years of experience working on electrical construction projects in Saudi Arabia. He holds a BSc in Electrical (Power) Engineering from COMSATS Institute of Information Technology, Abbottabad Pakistan. His areas of expertise include electrical design, planning, material selection and project management for overhead and underground transmission and distribution lines.
Integrated RFIC Front End Architecture for 77 GHz Car RadarJaved G S, PhD
The document discusses the design of an integrated RFIC front end for 77GHz automotive radar systems. It describes how 77GHz radar can enable smaller, lighter sensors for applications like autonomous driving while providing better range and angular resolution than lower-frequency systems. The RFIC integrates all necessary blocks, including power amplifiers, low-noise amplifiers, voltage-controlled oscillators, mixers, and frequency doublers on a single chip smaller than 1.2x2.4mm. It also explains the operating principles of FMCW radar for range and velocity detection using signal processing techniques like FFT on the received signal's beat frequency.
Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADCAman JanGra
This document summarizes the design of a 4-bit TIQ (Threshold Inverter Quantization) based CMOS flash analog-to-digital converter (ADC) for system-on-chip applications. The proposed ADC uses two cascaded CMOS inverters as comparators, eliminating the need for high-gain differential input voltage comparators and reference voltages. Simulation results show the ADC achieves high speed of 1 GSample/sec and low power consumption, with differential/integral nonlinearity errors between -0.031 to 0.026/-0.024 to 0.011 LSB respectively. Different encoder designs are also evaluated, showing a fat tree encoder has the lowest delay and power consumption.
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...IRJET Journal
This document presents a novel architecture for a high-speed inexact speculative adder using carry lookahead adder and Brent Kung adder. The proposed adder splits the critical path into shorter paths using fine-grain pipelining to improve speed. It uses a carry lookahead adder and Brent Kung adder in 4-bit blocks to speculate the carry and calculate sums, with error compensation. The design is implemented using a 5-stage pipeline to further reduce delay. Implementation in MAGIC shows the proposed adder achieves higher speed through optimized pipelining of key components in the speculative and compensation blocks.
AbobakrAbdrabuElhag Mohamed is a Sudanese communication engineer seeking a position utilizing his 5 years of experience in installation, commissioning, and maintenance of automation systems and communication transmissions. He has a bachelor's degree in electrical engineering and is currently a substation automation engineer in Sudan. His professional experience includes various projects configuring and connecting relays, RTUs, and control systems to monitor and operate distribution networks from a control center.
Abstract: This paper outlines the difference between the two brands of PLCs on the basis of their features and their applications. Over the years of demand for high quality and greater efficiency and automated machines has increased in the globalized area. The initial phase of this paper focus on the relativity on which the user can be easily justify their needs. This paper shows that the modelling techniques and design practices of software engineering can be combined with the traditional ways to of thinking in the automation system.
General terms - Automation, Role of PLC and SCADA in automation and types of PLC used.
The document describes the design and implementation of a digital up converter (DUC) on a field programmable gate array (FPGA). A DUC converts a low sampled digital baseband signal to a higher sampled passband signal. The proposed DUC system consists of a cascaded integrator comb (CIC) interpolation filter, CIC compensation filter, multiplier, and direct digital synthesizer. The CIC filter upsamples the input signal and the compensation filter compensates for losses in the CIC filter. Two DUCs are connected with an adder to produce a low noise output signal. The DUC is implemented on a Virtex 5 FPGA using VHDL. Simulation and synthesis are performed using Xilinx I
Thunderbolt technology has progressed to increase data transfer rates from 100Mb/s to 25Gb/s to meet bandwidth demands of 4K and higher resolution video. Thunderbolt uses active copper or optical cables to connect devices and allows daisy chaining of up to 7 devices. It utilizes protocols like PCIe and DisplayPort to transfer data at high speeds over a single cable. Key components include the Thunderbolt controller, transmitter IC, and receiver IC.
The latest high speed cable used by apple which was manufactured by Intel. It was initially called as light peak and the latest model known as alphine ridge
Designing of Adders and Vedic Multiplier using Gate Diffusion InputIRJET Journal
This document discusses the design of adders and Vedic multipliers using Gate Diffusion Input (GDI) logic. GDI logic is introduced as an alternative to traditional CMOS logic for low power VLSI design. Various adders including Ripple Carry Adder, Kogge Stone Adder, and Brent Kung Adder are designed using GDI logic. Vedic multipliers are also designed using the Urdhva-Tiryagbhyam multiplication technique along with the GDI-based adders. Comparative analysis shows that designs using GDI logic have lower power consumption, transistor count, and area compared to equivalent CMOS designs.
This document provides an overview of indoor radio planning procedures for mobile network operators. It discusses:
1. The importance of indoor coverage for operators from both technical and commercial perspectives such as improving service quality and maximizing revenue.
2. The key steps in indoor radio planning including site surveys, coverage planning, capacity planning, antenna placement, link budget calculations, and traffic dimensioning using Erlang calculations.
3. Special considerations for indoor radio planning such as preparing for future capacity needs, ensuring elevator coverage, and designing handover zones to avoid call drops.
A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTERVLSICS Design
In the present paper, a 4-bit flash analog to digital converter for low power SoC application is presented. CMOS inverter has been used as a comparator and by adjusting the ratio of channel width and length, the switching threshold of the CMOS inverter is varied to detect the input analog signal. The simulation results show that this proposed 4-bit flash ADC consumes about 12.4 mW at 200M sample/s with 3.3V supply voltage in TSMC 0.35 µm process. Compared with the traditional flash ADC, this proposed method can reduce about 78% in power consumption.
Raghav Aggarwal gave a presentation on Thunderbolt I/O interface. He discussed that Thunderbolt provides high-speed data transfer of 10Gbps using a single cable that can connect multiple devices. It uses PCIe and DisplayPort protocols to support both data and video. Future versions of Thunderbolt will provide even higher speeds of 20Gbps and use optical cables for longer distances. While more expensive currently, Thunderbolt provides a simple and flexible interface for connecting devices compared to other existing I/O technologies.
This document contains the resume of Dipesh Patel. It summarizes his contact information, educational qualifications, work experience, skills and personal details. He has over 5 years of experience in the telecom field as a BTS Commissioning Engineer. He has worked with various telecom companies on projects like Aircel, Idea, Reliance 4G. His expertise includes installation and maintenance of transmission equipment, BTS, electrical works, site acceptance testing and more. He is looking for a challenging position to contribute his technical skills as a telecom professional.
IRJET- Calibration Techniques for Pipelined ADCsIRJET Journal
1. The document discusses calibration techniques for pipelined analog-to-digital converters (ADCs).
2. It describes sources of error in pipelined ADCs like comparator offset, capacitor mismatch, and op-amp finite gain.
3. The document compares different digital calibration techniques for pipelined ADCs including nested background calibration, least mean square calibration, and split calibration. It analyzes the advantages and limitations of each technique.
IRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry PiIRJET Journal
This document summarizes several research papers on low-density parity-check (LDPC) coding for wireless data transmission using Raspberry Pi modules. Specifically:
(1) It discusses implementations of LDPC encoding and decoding of text data using Raspberry Pi modules connected over Wi-Fi, with decoding using sum-product algorithms.
(2) It mentions other research on minimizing bit error rate using specific LDPC parity matrix structures and efficient encoding/decoding techniques.
(3) The document reviews various approaches to LDPC coding implementation including using FPGAs, ZigBee modules, and novel decoding algorithms.
Review on optimized area,delay and power efficient carry select adder using n...IRJET Journal
This document discusses optimized area, delay, and power efficient carry select adders using NAND gates. Carry select adders are commonly used fast adders but require more area due to using two ripple carry adders and a multiplexer. The proposed design aims to significantly reduce area, power, and redundant logic in carry select adders by developing a new logic formulation technique using only NAND gates. NAND gates have advantages including lower delay than NOR gates, easier fabrication, and better power performance. The design aims to optimize area, delay, and power over conventional carry select adder designs.
IRJET- Design and Implementation of Combinational Circuits using Reversible G...IRJET Journal
This document discusses the design and implementation of combinational circuits using reversible gates to reduce power consumption. It begins with an introduction to reversible logic and discusses how reversible gates can be used to design logic circuits without information loss and zero energy dissipation. Several reversible gates are described including NOT, Feynman, Toffoli and Fredkin gates. The document then presents the design of a 2x4 decoder and 4x16 decoder using reversible gates like Peres, TR and CNOT gates. Simulation results demonstrating the outputs of the decoders are shown. Finally, a comparative study of reversible decoders in terms of quantum cost and garbage outputs is discussed. The conclusion states that reversible logic allows minimizing fan-out limitations and quantum cost in combinational
A Low power and area efficient CLA adder design using Full swing GDI techniqueIJERA Editor
1) The document presents a low power carry look ahead adder (CLA) design using a Full swing Gate Diffusion Input (FS-GDI) technique.
2) The proposed CLA implementation utilizes improved full-swing GDI logic gates to reduce power dissipation and area compared to a conventional CMOS implementation.
3) Simulation results show the proposed 16-bit FS-GDI CLA has lower delay, power dissipation, and area compared to other GDI adder designs in a 130nm CMOS technology.
Underground Cable Fault Detection Using ArduinoIRJET Journal
This document describes a project to detect faults in underground cables using an Arduino board. The system works by measuring the resistance at different points along the cable run, which will change if there is a fault. It uses a series of resistors to represent the cable length and can detect three types of faults - short circuits, open circuits, and earth faults. When a fault is detected, the Arduino triggers a buzzer and sends an alert to field workers via GSM. It displays the fault location on an LCD screen in kilometers. The document includes block diagrams of the system components and simulations of it detecting errors at different cable distances.
This document describes a project to design a single channel digital voltmeter using an FPGA. The project involves using a Xilinx Spartan 3A FPGA development board which includes an analog to digital converter and LCD display. The FPGA is programmed using VHDL to measure both DC and AC voltage signals within a range of 0.4V to 2.9V. Key functions implemented on the FPGA include gain setting for the amplifier, analog to digital conversion, binary to BCD conversion for the display, and calculating the RMS value for sinusoidal signals. The design, simulation, and hardware testing are discussed.
IRJET-Modern Z-Source Power Conversion Topologies: A ReviewIRJET Journal
This document provides a review of modern Z-source power conversion topologies. It begins by discussing limitations of traditional voltage source and current source converters, such as only being able to perform buck or boost operation. The Z-source network was introduced to overcome these limitations by providing both buck and boost functionality using an LC component configuration. The document then reviews several modifications of the basic Z-source network topology, including quasi-Z-source, embedded Z-source, trans-Z-source, Γ-Z-source, and LCCT Z-source networks, analyzing their components, features, and benefits. It concludes that modified Z-source networks have advantages like high reliability, efficiency, buck-boost capability, and reduced harmonic
Engr. ASIF MEHMOOD is a registered electrical engineer from Pakistan currently working as an electrical site engineer in Jeddah, Saudi Arabia. He has over 5 years of experience working on electrical construction projects in Saudi Arabia. He holds a BSc in Electrical (Power) Engineering from COMSATS Institute of Information Technology, Abbottabad Pakistan. His areas of expertise include electrical design, planning, material selection and project management for overhead and underground transmission and distribution lines.
Integrated RFIC Front End Architecture for 77 GHz Car RadarJaved G S, PhD
The document discusses the design of an integrated RFIC front end for 77GHz automotive radar systems. It describes how 77GHz radar can enable smaller, lighter sensors for applications like autonomous driving while providing better range and angular resolution than lower-frequency systems. The RFIC integrates all necessary blocks, including power amplifiers, low-noise amplifiers, voltage-controlled oscillators, mixers, and frequency doublers on a single chip smaller than 1.2x2.4mm. It also explains the operating principles of FMCW radar for range and velocity detection using signal processing techniques like FFT on the received signal's beat frequency.
Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADCAman JanGra
This document summarizes the design of a 4-bit TIQ (Threshold Inverter Quantization) based CMOS flash analog-to-digital converter (ADC) for system-on-chip applications. The proposed ADC uses two cascaded CMOS inverters as comparators, eliminating the need for high-gain differential input voltage comparators and reference voltages. Simulation results show the ADC achieves high speed of 1 GSample/sec and low power consumption, with differential/integral nonlinearity errors between -0.031 to 0.026/-0.024 to 0.011 LSB respectively. Different encoder designs are also evaluated, showing a fat tree encoder has the lowest delay and power consumption.
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...IRJET Journal
This document presents a novel architecture for a high-speed inexact speculative adder using carry lookahead adder and Brent Kung adder. The proposed adder splits the critical path into shorter paths using fine-grain pipelining to improve speed. It uses a carry lookahead adder and Brent Kung adder in 4-bit blocks to speculate the carry and calculate sums, with error compensation. The design is implemented using a 5-stage pipeline to further reduce delay. Implementation in MAGIC shows the proposed adder achieves higher speed through optimized pipelining of key components in the speculative and compensation blocks.
AbobakrAbdrabuElhag Mohamed is a Sudanese communication engineer seeking a position utilizing his 5 years of experience in installation, commissioning, and maintenance of automation systems and communication transmissions. He has a bachelor's degree in electrical engineering and is currently a substation automation engineer in Sudan. His professional experience includes various projects configuring and connecting relays, RTUs, and control systems to monitor and operate distribution networks from a control center.
Abstract: This paper outlines the difference between the two brands of PLCs on the basis of their features and their applications. Over the years of demand for high quality and greater efficiency and automated machines has increased in the globalized area. The initial phase of this paper focus on the relativity on which the user can be easily justify their needs. This paper shows that the modelling techniques and design practices of software engineering can be combined with the traditional ways to of thinking in the automation system.
General terms - Automation, Role of PLC and SCADA in automation and types of PLC used.
The document describes the design and implementation of a digital up converter (DUC) on a field programmable gate array (FPGA). A DUC converts a low sampled digital baseband signal to a higher sampled passband signal. The proposed DUC system consists of a cascaded integrator comb (CIC) interpolation filter, CIC compensation filter, multiplier, and direct digital synthesizer. The CIC filter upsamples the input signal and the compensation filter compensates for losses in the CIC filter. Two DUCs are connected with an adder to produce a low noise output signal. The DUC is implemented on a Virtex 5 FPGA using VHDL. Simulation and synthesis are performed using Xilinx I
Thunderbolt technology has progressed to increase data transfer rates from 100Mb/s to 25Gb/s to meet bandwidth demands of 4K and higher resolution video. Thunderbolt uses active copper or optical cables to connect devices and allows daisy chaining of up to 7 devices. It utilizes protocols like PCIe and DisplayPort to transfer data at high speeds over a single cable. Key components include the Thunderbolt controller, transmitter IC, and receiver IC.
The latest high speed cable used by apple which was manufactured by Intel. It was initially called as light peak and the latest model known as alphine ridge
Designing of Adders and Vedic Multiplier using Gate Diffusion InputIRJET Journal
This document discusses the design of adders and Vedic multipliers using Gate Diffusion Input (GDI) logic. GDI logic is introduced as an alternative to traditional CMOS logic for low power VLSI design. Various adders including Ripple Carry Adder, Kogge Stone Adder, and Brent Kung Adder are designed using GDI logic. Vedic multipliers are also designed using the Urdhva-Tiryagbhyam multiplication technique along with the GDI-based adders. Comparative analysis shows that designs using GDI logic have lower power consumption, transistor count, and area compared to equivalent CMOS designs.
This document provides an overview of indoor radio planning procedures for mobile network operators. It discusses:
1. The importance of indoor coverage for operators from both technical and commercial perspectives such as improving service quality and maximizing revenue.
2. The key steps in indoor radio planning including site surveys, coverage planning, capacity planning, antenna placement, link budget calculations, and traffic dimensioning using Erlang calculations.
3. Special considerations for indoor radio planning such as preparing for future capacity needs, ensuring elevator coverage, and designing handover zones to avoid call drops.
A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTERVLSICS Design
In the present paper, a 4-bit flash analog to digital converter for low power SoC application is presented. CMOS inverter has been used as a comparator and by adjusting the ratio of channel width and length, the switching threshold of the CMOS inverter is varied to detect the input analog signal. The simulation results show that this proposed 4-bit flash ADC consumes about 12.4 mW at 200M sample/s with 3.3V supply voltage in TSMC 0.35 µm process. Compared with the traditional flash ADC, this proposed method can reduce about 78% in power consumption.
Raghav Aggarwal gave a presentation on Thunderbolt I/O interface. He discussed that Thunderbolt provides high-speed data transfer of 10Gbps using a single cable that can connect multiple devices. It uses PCIe and DisplayPort protocols to support both data and video. Future versions of Thunderbolt will provide even higher speeds of 20Gbps and use optical cables for longer distances. While more expensive currently, Thunderbolt provides a simple and flexible interface for connecting devices compared to other existing I/O technologies.
This document contains the resume of Dipesh Patel. It summarizes his contact information, educational qualifications, work experience, skills and personal details. He has over 5 years of experience in the telecom field as a BTS Commissioning Engineer. He has worked with various telecom companies on projects like Aircel, Idea, Reliance 4G. His expertise includes installation and maintenance of transmission equipment, BTS, electrical works, site acceptance testing and more. He is looking for a challenging position to contribute his technical skills as a telecom professional.
IRJET- Calibration Techniques for Pipelined ADCsIRJET Journal
1. The document discusses calibration techniques for pipelined analog-to-digital converters (ADCs).
2. It describes sources of error in pipelined ADCs like comparator offset, capacitor mismatch, and op-amp finite gain.
3. The document compares different digital calibration techniques for pipelined ADCs including nested background calibration, least mean square calibration, and split calibration. It analyzes the advantages and limitations of each technique.
IRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry PiIRJET Journal
This document summarizes several research papers on low-density parity-check (LDPC) coding for wireless data transmission using Raspberry Pi modules. Specifically:
(1) It discusses implementations of LDPC encoding and decoding of text data using Raspberry Pi modules connected over Wi-Fi, with decoding using sum-product algorithms.
(2) It mentions other research on minimizing bit error rate using specific LDPC parity matrix structures and efficient encoding/decoding techniques.
(3) The document reviews various approaches to LDPC coding implementation including using FPGAs, ZigBee modules, and novel decoding algorithms.
Review on optimized area,delay and power efficient carry select adder using n...IRJET Journal
This document discusses optimized area, delay, and power efficient carry select adders using NAND gates. Carry select adders are commonly used fast adders but require more area due to using two ripple carry adders and a multiplexer. The proposed design aims to significantly reduce area, power, and redundant logic in carry select adders by developing a new logic formulation technique using only NAND gates. NAND gates have advantages including lower delay than NOR gates, easier fabrication, and better power performance. The design aims to optimize area, delay, and power over conventional carry select adder designs.
IRJET- Design and Implementation of Combinational Circuits using Reversible G...IRJET Journal
This document discusses the design and implementation of combinational circuits using reversible gates to reduce power consumption. It begins with an introduction to reversible logic and discusses how reversible gates can be used to design logic circuits without information loss and zero energy dissipation. Several reversible gates are described including NOT, Feynman, Toffoli and Fredkin gates. The document then presents the design of a 2x4 decoder and 4x16 decoder using reversible gates like Peres, TR and CNOT gates. Simulation results demonstrating the outputs of the decoders are shown. Finally, a comparative study of reversible decoders in terms of quantum cost and garbage outputs is discussed. The conclusion states that reversible logic allows minimizing fan-out limitations and quantum cost in combinational
A Low power and area efficient CLA adder design using Full swing GDI techniqueIJERA Editor
1) The document presents a low power carry look ahead adder (CLA) design using a Full swing Gate Diffusion Input (FS-GDI) technique.
2) The proposed CLA implementation utilizes improved full-swing GDI logic gates to reduce power dissipation and area compared to a conventional CMOS implementation.
3) Simulation results show the proposed 16-bit FS-GDI CLA has lower delay, power dissipation, and area compared to other GDI adder designs in a 130nm CMOS technology.
Underground Cable Fault Detection Using ArduinoIRJET Journal
This document describes a project to detect faults in underground cables using an Arduino board. The system works by measuring the resistance at different points along the cable run, which will change if there is a fault. It uses a series of resistors to represent the cable length and can detect three types of faults - short circuits, open circuits, and earth faults. When a fault is detected, the Arduino triggers a buzzer and sends an alert to field workers via GSM. It displays the fault location on an LCD screen in kilometers. The document includes block diagrams of the system components and simulations of it detecting errors at different cable distances.
Power Efficient 4 Bit Flash ADC Using Cadence ToolIRJET Journal
This document describes the design and simulation of a 4-bit flash analog-to-digital converter (ADC) using Cadence tools in 180nm technology. It discusses the key components of a flash ADC including the resistor ladder, comparators, encoder, and how they are combined. Simulation results show the designed 4-bit flash ADC has a power dissipation of 2.88mW, frequency of 11MHz, and delay of 12.9ns. The flash ADC architecture is concluded to be suitable for high-speed, low-power applications.
Development of Versatile Area Gamma Monitor for Radiation IndustriesIRJET Journal
The document describes the development of versatile area gamma monitors for use in radiation industries. It details:
1) The monitors are designed to detect ambient gamma radiation levels and alert users if thresholds are exceeded to help mitigate radiation exposure risks for workers and the public.
2) The monitors use Geiger-Muller tubes to detect radiation and interface with industrial devices through protocols like RS-485, 4-20mA current loops, and Ethernet/TCP-IP for remote monitoring.
3) Two models were developed - one with RS-485 and 4-20mA output, and another with an Ethernet interface to allow use in industrial and civilian settings. Both aim to reliably communicate radiation data to centralized monitoring systems.
IRJET- A Novel Design of Hybrid 2 Bit Magnitude ComparatorIRJET Journal
This document proposes and evaluates several novel hybrid circuit designs for a 2-bit magnitude comparator that aim to reduce power consumption. It first describes existing comparator circuit designs using different logic styles and their limitations. It then introduces four new hybrid designs that combine Pass Transistor Logic (PTL) and Gate Diffusion Input (GDI) styles, and incorporates a Self Controllable Voltage Level (SVL) technique to further reduce power. Simulation results show the PTL-GDI 4 design with SVL achieves the greatest power reduction compared to conventional designs, demonstrating over 50% lower power consumption.
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD ToolIRJET Journal
The document summarizes the simulation of a 10nm double gate MOSFET using the Visual TCAD tool. Key points:
1) A 10nm double gate MOSFET structure was designed in Visual TCAD with silicon substrate, aluminum source/drain, and polysilicon gates separated by silicon dioxide.
2) Parameters like gate length, mesh sizes, and doping concentrations were defined for the simulation.
3) Short channel effects like DIBL and subthreshold slope were examined, as continuous scaling has degraded MOSFET characteristics and increased these effects.
4) The double gate structure was proposed to improve gate coupling and reduce short channel effects compared to conventional MOSFETs.
IRJET - Low Power Design for Fast Full AdderIRJET Journal
This document describes the design of a low power, high speed full adder circuit using 45nm CMOS technology. It discusses how reducing the size of transistors from 65nm to 45nm allows for lower power consumption and higher processing speeds. A new hybrid full adder circuit is proposed that uses simultaneous XOR/XNOR gates and transmission gates to minimize delay and reduce dynamic and static power dissipation. Simulation results show the proposed 20T, 17T, 26T and 22T full adder circuits have higher speeds and lower power consumption than previous designs.
IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...IRJET Journal
This document summarizes a research paper that analyzes a CMOS-based 2:4 decoder circuit implemented at a 32nm technology node using the LECTOR (Leakage Control TransistOR) technique to reduce leakage power. The LECTOR technique introduces additional transistors between the pull-up and pull-down networks of CMOS gates to increase resistance and reduce leakage current when the circuit is idle. Simulation results show the LECTOR-based 2:4 decoder reduces leakage power by 65.23% and leakage current by 65.23% compared to a conventional CMOS implementation, with a 145.81% increase in propagation delay. The LECTOR technique effectively reduces static power consumption without impacting dynamic power.
The document describes a study and performance analysis of the Modified Gate Diffusion Input (MGDI) technique. It provides details on MGDI logic, including how it overcomes limitations of the Gate Diffusion Input (GDI) technique. Various logic gates and circuits like full adders, flip-flops, and finite state machines are designed using MGDI. Simulation results show that MGDI outperforms GDI and traditional CMOS logic in terms of transistor count, power dissipation, and delay. While self-resetting logic has higher transistor count and power, it provides an alternative to dynamic logic by removing the need for a global clock.
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...IAEME Publication
This document summarizes a research paper on the design of a 10-bit, 25 MS/s pipelined analog-to-digital converter (ADC) using a 1.5-bit switched capacitance multiplying digital-to-analog converter (MDAC) with opamp sharing in a 180nm CMOS process. Key aspects covered include:
1) The proposed ADC architecture is a 9-stage pipelined design with 1.5-bit per stage and error correction. Each MDAC stage samples the input, quantizes to 1.5 bits, subtracts the DAC output, and amplifies the residue by 2.
2) To reduce power, an opamp sharing technique is used where
IRJET- Implementation of Low Power 32-Bit Carry-Look Ahead Adder using Ad...IRJET Journal
This document describes the design and implementation of a low power 32-bit carry look ahead adder using adiabatic efficient charge recovery logic (ECRL). ECRL is an adiabatic logic that allows for energy recovery, leading to lower power consumption than conventional CMOS logic. The authors designed inverters, AND, OR, and EX-OR gates as well as 4, 8, 16, and 32-bit carry look ahead adders using ECRL in a 45nm technology. Simulation results showed the ECRL implementations consumed less average power than equivalent static CMOS designs. For example, the 32-bit ECRL carry look ahead adder consumed 36.76μw on average
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...IRJET Journal
This document presents a design for a 2-bit Fin FET comparator for low voltage, low power, high speed, and low area applications in 18nm technology. Simulation results show that the proposed Fin FET comparator reduces dynamic power by 90%, leakage power by 87%, delay by 73%, and area by 60% compared to a conventional design. The Fin FET comparator was designed and simulated using Cadence tools at a supply voltage of 0.5V in 18nm technology. Comparisons of the Fin FET and conventional designs show improvements in power, speed, and area with voltage scaling.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IRJET- Data Acquisition using Tensile Strength Testing MachineIRJET Journal
This document describes a tensile strength testing machine that was designed to test the strength of textile materials. It discusses the various components of the machine, including the load cell, rotary encoder, microcontroller, analog-to-digital converter (ADC), and other electronic components. The machine is able to automatically record the load and elongation of a specimen as it is placed under increasing tensile stress. The load, elongation, and other data are sent to a computer for analysis. The design of the data acquisition system and electronic components is explained, and the machine is able to accurately measure and record the load-elongation curve of textile specimens during strength testing.
IRJET- Development of General Purpose Controller BoardIRJET Journal
1. The document describes the development of a general purpose controller board with various peripherals to allow its use in different applications.
2. A microcontroller is used to control the board and devices communicate via serial communication. Analog and temperature sensors provide input to the microcontroller.
3. The board is designed with components like a microcontroller, energy metering IC, current and voltage sensors, and a temperature sensor. Calculations are provided for sensing voltage, current, and temperature.
4. Test results showing voltage and current outputs are presented, demonstrating the board's ability to accurately measure electrical parameters in real-time. The low-cost, customizable design allows the controller board to be used in a variety of applications
PC Based DC Motor Speed Control using PID for Laboratoryijtsrd
1) The document describes a PC-based system for controlling the speed of a DC motor using a PID controller. An Arduino microcontroller implements the PID algorithm and drives the motor via an L298N motor driver. A C# Windows application allows setting the target speed and tuning the PID gains.
2) An experiment was conducted where the target and actual motor speeds were monitored on the GUI as the PID gains were adjusted. The system provides a way for students to learn about PID control and gain tuning for DC motor speed control.
3) Key hardware components include an Arduino Uno, L298N motor driver, encoder-equipped DC motor, and C# software for the PID GUI interface. The PID
Substation Monitoring and Control Based on Microcontroller Using IoTIRJET Journal
This document describes a system for substation monitoring and control using an IoT approach. Sensors are used to measure voltage, current, and temperature. An Arduino microcontroller collects data from the sensors and sends it over an IoT module to a remote computer. The system allows monitoring and control of substations in real-time from a remote location. Relays controlled by the microcontroller can automatically shut off power to parts of the substation if faults are detected. This provides improved safety and efficiency for substation management.
Analysis Of Power Dissipation Amp Low Power VLSI Chip DesignBryce Nelson
This document discusses techniques for reducing power dissipation in VLSI chip design. It begins by outlining the sources of power dissipation as dynamic power from charging/discharging capacitances, short-circuit current when transistors change state, and leakage current even when inactive. The document then examines various low-power design techniques at different levels, including system/algorithm optimizations, architectural improvements like parallelism/pipelining, circuit-level techniques, and technology approaches like multi-threshold devices. Specific circuit-level methods covered are dynamic power suppression through voltage scaling, adiabatic circuits that reuse energy, and logic styles affecting short-circuit power.
Analysis of Power Dissipation & Low Power VLSI Chip DesignEditor IJMTER
Low power requirement has become a principal motto in today’s world of electronics
industries. Power dissipation has becoming an important consideration as performance and area for
VLSI Chip design. With reducing the chip size, reduced power consumption and power management
on chip are the key challenges due to increased complexity. Low power chip requirement in the
VLSI industry is main considerable field due to the reduction of chip dimension day by day and
environmental factors. For many designs, optimization of power is important as timing due to the
need to reduce package cost and extended battery life. This paper present various techniques to
reduce the power requirement in various stages of CMOS designing i.e. Dynamic Power
Suppression, Adiabatic Circuits, Logic Design for Low Power, Reducing Glitches, Logic Level
Power Optimization, Standby Mode Leakage Suppression, Variable Body Biasing, Sleep Transistors,
Dynamic Threshold MOS, Short Circuit Power Suppression.
Similar to IRJET- Performance Evalution of Gate Diffusion Input and Modified Gate Diffusion Input Techniques for Multipliers and Fast Adders Design (20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...IRJET Journal
1) The document discusses the Sungal Tunnel project in Jammu and Kashmir, India, which is being constructed using the New Austrian Tunneling Method (NATM).
2) NATM involves continuous monitoring during construction to adapt to changing ground conditions, and makes extensive use of shotcrete for temporary tunnel support.
3) The methodology section outlines the systematic geotechnical design process for tunnels according to Austrian guidelines, and describes the various steps of NATM tunnel construction including initial and secondary tunnel support.
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTUREIRJET Journal
This study examines the effect of response reduction factors (R factors) on reinforced concrete (RC) framed structures through nonlinear dynamic analysis. Three RC frame models with varying heights (4, 8, and 12 stories) were analyzed in ETABS software under different R factors ranging from 1 to 5. The results showed that displacement increased as the R factor decreased, indicating less linear behavior for lower R factors. Drift also decreased proportionally with increasing R factors from 1 to 5. Shear forces in the frames decreased with higher R factors. In general, R factors of 3 to 5 produced more satisfactory performance with less displacement and drift. The displacement variations between different building heights were consistent at different R factors. This study evaluated how R factors influence
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...IRJET Journal
This study compares the use of Stark Steel and TMT Steel as reinforcement materials in a two-way reinforced concrete slab. Mechanical testing is conducted to determine the tensile strength, yield strength, and other properties of each material. A two-way slab design adhering to codes and standards is executed with both materials. The performance is analyzed in terms of deflection, stability under loads, and displacement. Cost analyses accounting for material, durability, maintenance, and life cycle costs are also conducted. The findings provide insights into the economic and structural implications of each material for reinforcement selection and recommendations on the most suitable material based on the analysis.
Effect of Camber and Angles of Attack on Airfoil CharacteristicsIRJET Journal
This document discusses a study analyzing the effect of camber, position of camber, and angle of attack on the aerodynamic characteristics of airfoils. Sixteen modified asymmetric NACA airfoils were analyzed using computational fluid dynamics (CFD) by varying the camber, camber position, and angle of attack. The results showed the relationship between these parameters and the lift coefficient, drag coefficient, and lift to drag ratio. This provides insight into how changes in airfoil geometry impact aerodynamic performance.
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...IRJET Journal
This document reviews the progress and challenges of aluminum-based metal matrix composites (MMCs), focusing on their fabrication processes and applications. It discusses how various aluminum MMCs have been developed using reinforcements like borides, carbides, oxides, and nitrides to improve mechanical and wear properties. These composites have gained prominence for their lightweight, high-strength and corrosion resistance properties. The document also examines recent advancements in fabrication techniques for aluminum MMCs and their growing applications in industries such as aerospace and automotive. However, it notes that challenges remain around issues like improper mixing of reinforcements and reducing reinforcement agglomeration.
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...IRJET Journal
This document discusses research on using graph neural networks (GNNs) for dynamic optimization of public transportation networks in real-time. GNNs represent transit networks as graphs with nodes as stops and edges as connections. The GNN model aims to optimize networks using real-time data on vehicle locations, arrival times, and passenger loads. This helps increase mobility, decrease traffic, and improve efficiency. The system continuously trains and infers to adapt to changing transit conditions, providing decision support tools. While research has focused on performance, more work is needed on security, socio-economic impacts, contextual generalization of models, continuous learning approaches, and effective real-time visualization.
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...IRJET Journal
This document summarizes a research project that aims to compare the structural performance of conventional slab and grid slab systems in multi-story buildings using ETABS software. The study will analyze both symmetric and asymmetric building models under various loading conditions. Parameters like deflections, moments, shears, and stresses will be examined to evaluate the structural effectiveness of each slab type. The results will provide insights into the comparative behavior of conventional and grid slabs to help engineers and architects select appropriate slab systems based on building layouts and design requirements.
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...IRJET Journal
This document summarizes and reviews a research paper on the seismic response of reinforced concrete (RC) structures with plan and vertical irregularities, with and without infill walls. It discusses how infill walls can improve or reduce the seismic performance of RC buildings, depending on factors like wall layout, height distribution, connection to the frame, and relative stiffness of walls and frames. The reviewed research paper analyzes the behavior of infill walls, effects of vertical irregularities, and seismic performance of high-rise structures under linear static and dynamic analysis. It studies response characteristics like story drift, deflection and shear. The document also provides literature on similar research investigating the effects of infill walls, soft stories, plan irregularities, and different
This document provides a review of machine learning techniques used in Advanced Driver Assistance Systems (ADAS). It begins with an abstract that summarizes key applications of machine learning in ADAS, including object detection, recognition, and decision-making. The introduction discusses the integration of machine learning in ADAS and how it is transforming vehicle safety. The literature review then examines several research papers on topics like lightweight deep learning models for object detection and lane detection models using image processing. It concludes by discussing challenges and opportunities in the field, such as improving algorithm robustness and adaptability.
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...IRJET Journal
The document analyzes temperature and precipitation trends in Asosa District, Benishangul Gumuz Region, Ethiopia from 1993 to 2022 based on data from the local meteorological station. The results show:
1) The average maximum and minimum annual temperatures have generally decreased over time, with maximum temperatures decreasing by a factor of -0.0341 and minimum by -0.0152.
2) Mann-Kendall tests found the decreasing temperature trends to be statistically significant for annual maximum temperatures but not for annual minimum temperatures.
3) Annual precipitation in Asosa District showed a statistically significant increasing trend.
The conclusions recommend development planners account for rising summer precipitation and declining temperatures in
P.E.B. Framed Structure Design and Analysis Using STAAD ProIRJET Journal
This document discusses the design and analysis of pre-engineered building (PEB) framed structures using STAAD Pro software. It provides an overview of PEBs, including that they are designed off-site with building trusses and beams produced in a factory. STAAD Pro is identified as a key tool for modeling, analyzing, and designing PEBs to ensure their performance and safety under various load scenarios. The document outlines modeling structural parts in STAAD Pro, evaluating structural reactions, assigning loads, and following international design codes and standards. In summary, STAAD Pro is used to design and analyze PEB framed structures to ensure safety and code compliance.
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...IRJET Journal
This document provides a review of research on innovative fiber integration methods for reinforcing concrete structures. It discusses studies that have explored using carbon fiber reinforced polymer (CFRP) composites with recycled plastic aggregates to develop more sustainable strengthening techniques. It also examines using ultra-high performance fiber reinforced concrete to improve shear strength in beams. Additional topics covered include the dynamic responses of FRP-strengthened beams under static and impact loads, and the performance of preloaded CFRP-strengthened fiber reinforced concrete beams. The review highlights the potential of fiber composites to enable more sustainable and resilient construction practices.
Survey Paper on Cloud-Based Secured Healthcare SystemIRJET Journal
This document summarizes a survey on securing patient healthcare data in cloud-based systems. It discusses using technologies like facial recognition, smart cards, and cloud computing combined with strong encryption to securely store patient data. The survey found that healthcare professionals believe digitizing patient records and storing them in a centralized cloud system would improve access during emergencies and enable more efficient care compared to paper-based systems. However, ensuring privacy and security of patient data is paramount as healthcare incorporates these digital technologies.
Review on studies and research on widening of existing concrete bridgesIRJET Journal
This document summarizes several studies that have been conducted on widening existing concrete bridges. It describes a study from China that examined load distribution factors for a bridge widened with composite steel-concrete girders. It also outlines challenges and solutions for widening a bridge in the UAE, including replacing bearings and stitching the new and existing structures. Additionally, it discusses two bridge widening projects in New Zealand that involved adding precast beams and stitching to connect structures. Finally, safety measures and challenges for strengthening a historic bridge in Switzerland under live traffic are presented.
React based fullstack edtech web applicationIRJET Journal
The document describes the architecture of an educational technology web application built using the MERN stack. It discusses the frontend developed with ReactJS, backend with NodeJS and ExpressJS, and MongoDB database. The frontend provides dynamic user interfaces, while the backend offers APIs for authentication, course management, and other functions. MongoDB enables flexible data storage. The architecture aims to provide a scalable, responsive platform for online learning.
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...IRJET Journal
This paper proposes integrating Internet of Things (IoT) and blockchain technologies to help implement objectives of India's National Education Policy (NEP) in the education sector. The paper discusses how blockchain could be used for secure student data management, credential verification, and decentralized learning platforms. IoT devices could create smart classrooms, automate attendance tracking, and enable real-time monitoring. Blockchain would ensure integrity of exam processes and resource allocation, while smart contracts automate agreements. The paper argues this integration has potential to revolutionize education by making it more secure, transparent and efficient, in alignment with NEP goals. However, challenges like infrastructure needs, data privacy, and collaborative efforts are also discussed.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.IRJET Journal
This document provides a review of research on the performance of coconut fibre reinforced concrete. It summarizes several studies that tested different volume fractions and lengths of coconut fibres in concrete mixtures with varying compressive strengths. The studies found that coconut fibre improved properties like tensile strength, toughness, crack resistance, and spalling resistance compared to plain concrete. Volume fractions of 2-5% and fibre lengths of 20-50mm produced the best results. The document concludes that using a 4-5% volume fraction of coconut fibres 30-40mm in length with M30-M60 grade concrete would provide benefits based on previous research.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...IRJET Journal
The document discusses optimizing business management processes through automation using Microsoft Power Automate and artificial intelligence. It provides an overview of Power Automate's key components and features for automating workflows across various apps and services. The document then presents several scenarios applying automation solutions to common business processes like data entry, monitoring, HR, finance, customer support, and more. It estimates the potential time and cost savings from implementing automation for each scenario. Finally, the conclusion emphasizes the transformative impact of AI and automation tools on business processes and the need for ongoing optimization.
Multistoried and Multi Bay Steel Building Frame by using Seismic DesignIRJET Journal
The document describes the seismic design of a G+5 steel building frame located in Roorkee, India according to Indian codes IS 1893-2002 and IS 800. The frame was analyzed using the equivalent static load method and response spectrum method, and its response in terms of displacements and shear forces were compared. Based on the analysis, the frame was designed as a seismic-resistant steel structure according to IS 800:2007. The software STAAD Pro was used for the analysis and design.
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...IRJET Journal
This research paper explores using plastic waste as a sustainable and cost-effective construction material. The study focuses on manufacturing pavers and bricks using recycled plastic and partially replacing concrete with plastic alternatives. Initial results found that pavers and bricks made from recycled plastic demonstrate comparable strength and durability to traditional materials while providing environmental and cost benefits. Additionally, preliminary research indicates incorporating plastic waste as a partial concrete replacement significantly reduces construction costs without compromising structural integrity. The outcomes suggest adopting plastic waste in construction can address plastic pollution while optimizing costs, promoting more sustainable building practices.
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSIJNSA Journal
The smart irrigation system represents an innovative approach to optimize water usage in agricultural and landscaping practices. The integration of cutting-edge technologies, including sensors, actuators, and data analysis, empowers this system to provide accurate monitoring and control of irrigation processes by leveraging real-time environmental conditions. The main objective of a smart irrigation system is to optimize water efficiency, minimize expenses, and foster the adoption of sustainable water management methods. This paper conducts a systematic risk assessment by exploring the key components/assets and their functionalities in the smart irrigation system. The crucial role of sensors in gathering data on soil moisture, weather patterns, and plant well-being is emphasized in this system. These sensors enable intelligent decision-making in irrigation scheduling and water distribution, leading to enhanced water efficiency and sustainable water management practices. Actuators enable automated control of irrigation devices, ensuring precise and targeted water delivery to plants. Additionally, the paper addresses the potential threat and vulnerabilities associated with smart irrigation systems. It discusses limitations of the system, such as power constraints and computational capabilities, and calculates the potential security risks. The paper suggests possible risk treatment methods for effective secure system operation. In conclusion, the paper emphasizes the significant benefits of implementing smart irrigation systems, including improved water conservation, increased crop yield, and reduced environmental impact. Additionally, based on the security analysis conducted, the paper recommends the implementation of countermeasures and security approaches to address vulnerabilities and ensure the integrity and reliability of the system. By incorporating these measures, smart irrigation technology can revolutionize water management practices in agriculture, promoting sustainability, resource efficiency, and safeguarding against potential security threats.
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTjpsjournal1
The rivalry between prominent international actors for dominance over Central Asia's hydrocarbon
reserves and the ancient silk trade route, along with China's diplomatic endeavours in the area, has been
referred to as the "New Great Game." This research centres on the power struggle, considering
geopolitical, geostrategic, and geoeconomic variables. Topics including trade, political hegemony, oil
politics, and conventional and nontraditional security are all explored and explained by the researcher.
Using Mackinder's Heartland, Spykman Rimland, and Hegemonic Stability theories, examines China's role
in Central Asia. This study adheres to the empirical epistemological method and has taken care of
objectivity. This study analyze primary and secondary research documents critically to elaborate role of
china’s geo economic outreach in central Asian countries and its future prospect. China is thriving in trade,
pipeline politics, and winning states, according to this study, thanks to important instruments like the
Shanghai Cooperation Organisation and the Belt and Road Economic Initiative. According to this study,
China is seeing significant success in commerce, pipeline politics, and gaining influence on other
governments. This success may be attributed to the effective utilisation of key tools such as the Shanghai
Cooperation Organisation and the Belt and Road Economic Initiative.
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEMHODECEDSIET
Time Division Multiplexing (TDM) is a method of transmitting multiple signals over a single communication channel by dividing the signal into many segments, each having a very short duration of time. These time slots are then allocated to different data streams, allowing multiple signals to share the same transmission medium efficiently. TDM is widely used in telecommunications and data communication systems.
### How TDM Works
1. **Time Slots Allocation**: The core principle of TDM is to assign distinct time slots to each signal. During each time slot, the respective signal is transmitted, and then the process repeats cyclically. For example, if there are four signals to be transmitted, the TDM cycle will divide time into four slots, each assigned to one signal.
2. **Synchronization**: Synchronization is crucial in TDM systems to ensure that the signals are correctly aligned with their respective time slots. Both the transmitter and receiver must be synchronized to avoid any overlap or loss of data. This synchronization is typically maintained by a clock signal that ensures time slots are accurately aligned.
3. **Frame Structure**: TDM data is organized into frames, where each frame consists of a set of time slots. Each frame is repeated at regular intervals, ensuring continuous transmission of data streams. The frame structure helps in managing the data streams and maintaining the synchronization between the transmitter and receiver.
4. **Multiplexer and Demultiplexer**: At the transmitting end, a multiplexer combines multiple input signals into a single composite signal by assigning each signal to a specific time slot. At the receiving end, a demultiplexer separates the composite signal back into individual signals based on their respective time slots.
### Types of TDM
1. **Synchronous TDM**: In synchronous TDM, time slots are pre-assigned to each signal, regardless of whether the signal has data to transmit or not. This can lead to inefficiencies if some time slots remain empty due to the absence of data.
2. **Asynchronous TDM (or Statistical TDM)**: Asynchronous TDM addresses the inefficiencies of synchronous TDM by allocating time slots dynamically based on the presence of data. Time slots are assigned only when there is data to transmit, which optimizes the use of the communication channel.
### Applications of TDM
- **Telecommunications**: TDM is extensively used in telecommunication systems, such as in T1 and E1 lines, where multiple telephone calls are transmitted over a single line by assigning each call to a specific time slot.
- **Digital Audio and Video Broadcasting**: TDM is used in broadcasting systems to transmit multiple audio or video streams over a single channel, ensuring efficient use of bandwidth.
- **Computer Networks**: TDM is used in network protocols and systems to manage the transmission of data from multiple sources over a single network medium.
### Advantages of TDM
- **Efficient Use of Bandwidth**: TDM all
Embedded machine learning-based road conditions and driving behavior monitoringIJECEIAES
Car accident rates have increased in recent years, resulting in losses in human lives, properties, and other financial costs. An embedded machine learning-based system is developed to address this critical issue. The system can monitor road conditions, detect driving patterns, and identify aggressive driving behaviors. The system is based on neural networks trained on a comprehensive dataset of driving events, driving styles, and road conditions. The system effectively detects potential risks and helps mitigate the frequency and impact of accidents. The primary goal is to ensure the safety of drivers and vehicles. Collecting data involved gathering information on three key road events: normal street and normal drive, speed bumps, circular yellow speed bumps, and three aggressive driving actions: sudden start, sudden stop, and sudden entry. The gathered data is processed and analyzed using a machine learning system designed for limited power and memory devices. The developed system resulted in 91.9% accuracy, 93.6% precision, and 92% recall. The achieved inference time on an Arduino Nano 33 BLE Sense with a 32-bit CPU running at 64 MHz is 34 ms and requires 2.6 kB peak RAM and 139.9 kB program flash memory, making it suitable for resource-constrained embedded systems.
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...IJECEIAES
Medical image analysis has witnessed significant advancements with deep learning techniques. In the domain of brain tumor segmentation, the ability to
precisely delineate tumor boundaries from magnetic resonance imaging (MRI)
scans holds profound implications for diagnosis. This study presents an ensemble convolutional neural network (CNN) with transfer learning, integrating
the state-of-the-art Deeplabv3+ architecture with the ResNet18 backbone. The
model is rigorously trained and evaluated, exhibiting remarkable performance
metrics, including an impressive global accuracy of 99.286%, a high-class accuracy of 82.191%, a mean intersection over union (IoU) of 79.900%, a weighted
IoU of 98.620%, and a Boundary F1 (BF) score of 83.303%. Notably, a detailed comparative analysis with existing methods showcases the superiority of
our proposed model. These findings underscore the model’s competence in precise brain tumor localization, underscoring its potential to revolutionize medical
image analysis and enhance healthcare outcomes. This research paves the way
for future exploration and optimization of advanced CNN models in medical
imaging, emphasizing addressing false positives and resource efficiency.
Literature Review Basics and Understanding Reference Management.pptxDr Ramhari Poudyal
Three-day training on academic research focuses on analytical tools at United Technical College, supported by the University Grant Commission, Nepal. 24-26 May 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Sinan KOZAK
Sinan from the Delivery Hero mobile infrastructure engineering team shares a deep dive into performance acceleration with Gradle build cache optimizations. Sinan shares their journey into solving complex build-cache problems that affect Gradle builds. By understanding the challenges and solutions found in our journey, we aim to demonstrate the possibilities for faster builds. The case study reveals how overlapping outputs and cache misconfigurations led to significant increases in build times, especially as the project scaled up with numerous modules using Paparazzi tests. The journey from diagnosing to defeating cache issues offers invaluable lessons on maintaining cache integrity without sacrificing functionality.
International Conference on NLP, Artificial Intelligence, Machine Learning an...gerogepatton
International Conference on NLP, Artificial Intelligence, Machine Learning and Applications (NLAIM 2024) offers a premier global platform for exchanging insights and findings in the theory, methodology, and applications of NLP, Artificial Intelligence, Machine Learning, and their applications. The conference seeks substantial contributions across all key domains of NLP, Artificial Intelligence, Machine Learning, and their practical applications, aiming to foster both theoretical advancements and real-world implementations. With a focus on facilitating collaboration between researchers and practitioners from academia and industry, the conference serves as a nexus for sharing the latest developments in the field.