As the semiconductor industry strives for downsizing and high speed, it is confronted with
increasing scaling uncertainty as devices decrease to the nanoscale. Nano-magnetic logic (NML) is an alternative approach to synthesize the digital logic circuits with high-density and lowpower
consumption. We introduced an optimal design of content addressable memory (CAM)
memory based on perpendicular nano-magnetic logic (pNML). The main aim of this implementation
is to synthesize CAM memory in terms of latency and other design parameters. The implementation of the design is a multilayer approach, which is optimal. The synthesis approach
and optimization are perfectly scalable across layout construction of designs. Here a new logic gate in pNML technology is designed which is mainly used for matching of two input numbers. According to insight, both memory unit and a matching unit in the pNML are introduced in the state-of-the-artwork for the ¯rst time to synthesize design in high-speed pNML application. MAGCAD tool is used for the design of all the proposed pNML layouts.
Design of magnetic dipole based 3D integration nano-circuits for future elect...VIT-AP University
Nano Magnetic Logic (NML) has been attracting application in optical computing, nanodevice formation, and low power. In this paper nanoscale architecture such as the decoder, multiplexer, and comparator are implemented on perpendicular-nano magnetic logic (pNML) technology. All these architectures with the superiority of minimum complexity and minimum delay are pointed. The proposed architectures have been designed using pNML in MagCAD tool, simulated with modelsim platform and correctness shown by simulation waveform. The correctness of these designs can be verified easily when Verilog code is generated from MagCAD tool. The performance of the proposed comparator towards default parameters shows the area of 2.4336 μm2 and critical path of 1.5E-7 sec. As a higher order, the realization of a 4-to-1 multiplexer in NML has also been included in this work.
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...VIT-AP University
As the process of scaling down continues at a rapid pace, there is a growing need for an alternative semiconductor device to replace CMOS. One of the alternatives that attracted a lot of attention is called nanomagnetic logic (NML). This is because NML delivers a high device density in addition to a non-volatility of stored information, beyond-CMOS technologies, and device work at room temperature. It is necessary to lower the circuit density and increase the speed of circuits like adders. Using emerging NML logic, we created a full-adder, and ripple carry adder (RCA) with a minimum area. As a result, the invented multilayer-based decimal design makes use of RCA, and full-adder, for innovative 3D topology. We used an NML framework built with perpendicular nanomagnetic (pNML) layers to simulate the characteristics of these devices. With the adder designs that have been offered the latency values are relatively low while performing exhaustive testing. Using pNML technology, a decimal adder has been constructed for the first time in the literature. In addition, simulations are carried out with the help of the Modelsim simulator. During the process of nanomagnetic designing consideration is given to both of these aspects as latency and area. To create an NML circuit, the tool MagCAD is employed. Results are better using the pNML environment-based full adder, RCA and decimal adder.
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...VIT-AP University
Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in
high computation throughput due to its replica architecture, where latency is minimized in each of the replica stages. The proposed novel divider based symmetric key crypto-hardware architecture for lightweight embedded devices and the results obtained for this architecture by the analysis using the QCADesigner tool. For the physical environment in QCA computing paradigm are achieved through optimization the
architecture of cell by using the robust design computing architecture. For the extended perspective of lower
divider to higher divider and to synthesize, target outcomes by using efficient architecture.
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...VIT-AP University
The quantum-dot cellular automata (QCA) has more advantages than CMOS regarding area and power. This
work targets a conservative reversible comparator and its realization in QCA. In this work, we construct a
conservative reversible comparator with an optimal value of reversible metrics. In state to design, three conservative
reversible gates, namely PPC, PPNG-1 and PPNG-2 (PP = parity-preserving, C = comparator, N = new,
G = gate), are proposed. Furthermore, the quantum equivalent of 1-bit and 2-bit comparator is presented. The
proposed concept has been implemented through an algorithm for the n-bit comparator. Also, PPC workability
is tested in QCA. The PPC has been performing 1-bit comparator result with minimum area, cell complexity,
and latency, which is found to be 0.52 m2, 387 and 1 respectively. In addition, the complete energy dissipation
analysis to explore such as a thermal layout map of PPC is also presented in this paper. Further, average
energy dissipation v’s kink energy, maximum energy dissipation v’s kink energy, minimum energy dissipation
v’s kink energy and average output node polarization v’s temperature are provided in this paper. The proposed
comparator forwards an improved ratio of 33.33% in gate count and ranging from 27.27% to 29.35% in garbage
outputs than its counterparts circuits, which ensure more scalable.
In this paper a CMOS AND gate layout has been designed and simulated using 90nm technology. The layout has been designed using two approaches, namely fully automatic and semicustom. In fully automatic technique AND gate schematic is developed which is constructed into its equivalent spice file for the automatic layout generation. In semicustom technique layout has been developed mainly to optimize area and power. It can be observed from the simulated results that semicustom layout results in 11.2µm2 area consumption by consuming almost the same power as compared to fully automatic design.
Design of magnetic dipole based 3D integration nano-circuits for future elect...VIT-AP University
Nano Magnetic Logic (NML) has been attracting application in optical computing, nanodevice formation, and low power. In this paper nanoscale architecture such as the decoder, multiplexer, and comparator are implemented on perpendicular-nano magnetic logic (pNML) technology. All these architectures with the superiority of minimum complexity and minimum delay are pointed. The proposed architectures have been designed using pNML in MagCAD tool, simulated with modelsim platform and correctness shown by simulation waveform. The correctness of these designs can be verified easily when Verilog code is generated from MagCAD tool. The performance of the proposed comparator towards default parameters shows the area of 2.4336 μm2 and critical path of 1.5E-7 sec. As a higher order, the realization of a 4-to-1 multiplexer in NML has also been included in this work.
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...VIT-AP University
As the process of scaling down continues at a rapid pace, there is a growing need for an alternative semiconductor device to replace CMOS. One of the alternatives that attracted a lot of attention is called nanomagnetic logic (NML). This is because NML delivers a high device density in addition to a non-volatility of stored information, beyond-CMOS technologies, and device work at room temperature. It is necessary to lower the circuit density and increase the speed of circuits like adders. Using emerging NML logic, we created a full-adder, and ripple carry adder (RCA) with a minimum area. As a result, the invented multilayer-based decimal design makes use of RCA, and full-adder, for innovative 3D topology. We used an NML framework built with perpendicular nanomagnetic (pNML) layers to simulate the characteristics of these devices. With the adder designs that have been offered the latency values are relatively low while performing exhaustive testing. Using pNML technology, a decimal adder has been constructed for the first time in the literature. In addition, simulations are carried out with the help of the Modelsim simulator. During the process of nanomagnetic designing consideration is given to both of these aspects as latency and area. To create an NML circuit, the tool MagCAD is employed. Results are better using the pNML environment-based full adder, RCA and decimal adder.
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...VIT-AP University
Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in
high computation throughput due to its replica architecture, where latency is minimized in each of the replica stages. The proposed novel divider based symmetric key crypto-hardware architecture for lightweight embedded devices and the results obtained for this architecture by the analysis using the QCADesigner tool. For the physical environment in QCA computing paradigm are achieved through optimization the
architecture of cell by using the robust design computing architecture. For the extended perspective of lower
divider to higher divider and to synthesize, target outcomes by using efficient architecture.
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...VIT-AP University
The quantum-dot cellular automata (QCA) has more advantages than CMOS regarding area and power. This
work targets a conservative reversible comparator and its realization in QCA. In this work, we construct a
conservative reversible comparator with an optimal value of reversible metrics. In state to design, three conservative
reversible gates, namely PPC, PPNG-1 and PPNG-2 (PP = parity-preserving, C = comparator, N = new,
G = gate), are proposed. Furthermore, the quantum equivalent of 1-bit and 2-bit comparator is presented. The
proposed concept has been implemented through an algorithm for the n-bit comparator. Also, PPC workability
is tested in QCA. The PPC has been performing 1-bit comparator result with minimum area, cell complexity,
and latency, which is found to be 0.52 m2, 387 and 1 respectively. In addition, the complete energy dissipation
analysis to explore such as a thermal layout map of PPC is also presented in this paper. Further, average
energy dissipation v’s kink energy, maximum energy dissipation v’s kink energy, minimum energy dissipation
v’s kink energy and average output node polarization v’s temperature are provided in this paper. The proposed
comparator forwards an improved ratio of 33.33% in gate count and ranging from 27.27% to 29.35% in garbage
outputs than its counterparts circuits, which ensure more scalable.
In this paper a CMOS AND gate layout has been designed and simulated using 90nm technology. The layout has been designed using two approaches, namely fully automatic and semicustom. In fully automatic technique AND gate schematic is developed which is constructed into its equivalent spice file for the automatic layout generation. In semicustom technique layout has been developed mainly to optimize area and power. It can be observed from the simulated results that semicustom layout results in 11.2µm2 area consumption by consuming almost the same power as compared to fully automatic design.
Low Power and Area Efficient Multiplier Layout using Transmission GateIJEEE
This paper proposes the design and implementation of a 2-bit multiplier using fully automatic design and semi- custom design. Any digital signal processor has adder and multiplier in its core unit. Low power and high speed mac units are in high demand and therefore make a significant place in today’s vlsi environment. Power consumption of cmos circuits is a major concern in vlsi design. The proposed design is made using transmission gate logicwhich helped in using less number of cmos. The multiplier circuit is first simulated using avlsi cad tool and thus the layout was generated. The proposed circuit is simulated by using 90nm cmos technology with supply voltage of 1.2v. It is found that semi-custom based design produced better results in terms of power dissipation and area.
Adiabatic technique based low power synchronous counter designIJECEIAES
The performance of integrated circuits is evaluated by their design architecture, which ensures high reliability and optimizes energy. The majority of the system-level architectures consist of sequential circuits. Counters are fundamental blocks in numerous very large-scale integration (VLSI) applications. The T-flip-flop is an important block in synchronous counters, and its high-power consumption impacts the overall effectiveness of the system. This paper calculates the power dissipation (PD), power delay product (PDP), and latency of the presented T flip-flop. To create a 2-bit synchronous counter based on the novel T flip-flops, a performance matrix such as PD, latency, and PDP is analyzed. The analysis is carried out at 100 and 10 MHz frequencies with varying temperatures and operating voltages. It is observed that the presented counter design has a lesser power requirement and PDP compared to the existing counter architectures. The proposed T-flip-flop design at the 45 nm technology node shows an improvement of 30%, 76%, and 85% in latency, PD, and PDP respectively to the 180 nm node at 10 MHz frequency. Similarly, the proposed counter at the 45 nm technology node shows 96% and 97% improvement in power dissipation, delay, and PDP respectively compared to the 180 nm at 10 MHz frequency.
This paper investigates about the possibility to reduce power consumption in Neural Network using approximated computing techniques. Authors compare a traditional fixed-point neuron with an approximated neuron composed of approximated multipliers and adder. Experiments show that in the proposed case of study (a wine classifier) the approximated neuron allows to save up to the 43% of the area, a power consumption saving of 35% and an improvement in the maximum clock frequency of 20%.
Design High Performance Combinational Circuits Using Output Prediction Logic-...IOSRJECE
With the continuously increasing demand for low power & high speed VLSI circuits the brain storming among the scientists, inventors & researchers to find the techniques required to design such high performance circuits is also increasing day by day. In the answer to this search several design techniques have been found. Output prediction logic-OPL technique is one of such newly introduced techniques. OPL is a technique that can be applied to conventional CMOS logic families in order to obtain considerable speedups. Speedups of two to three times over static CMOS logic are demonstrated for a variety of combinational circuits. When applied to static CMOS the OPL retains the restoring nature of underlying logic family. In case of OPL applied to the pseudo NMOS & domino logic, the problem of excessive power dissipation is solved & speedups more than static CMOS logic is obtained
NEXGEN TECHNOLOGY as an efficient Software Training Center located at Pondicherry with IT Training on IEEE Projects in Android,IEEE IT B.Tech Student Projects, Android Projects Training with Placements Pondicherry, IEEE projects in pondicherry, final IEEE Projects in Pondicherry , MCA, BTech, BCA Projects in Pondicherry, Bulk IEEE PROJECTS IN Pondicherry.So far we have reached almost all engineering colleges located in Pondicherry and around 90km
Nexgen Technology Address:
Nexgen Technology
No :66,4th cross,Venkata nagar,
Near SBI ATM,
Puducherry.
Email Id: praveen@nexgenproject.com.
www.nexgenproject.com
Mobile: 9791938249
Telephone: 0413-2211159.
Study and Performance Analysis of MOS Technology and Nanocomputing QCAVIT-AP University
One of the critical issues in VLSI circuit is High Power dissipation. Quantumdot Cellular Automata (QCA) which is widely utilized in nanocomputing era. QCA has Landauer clocked based synthesis approach and it has clocked based
information flow. This manuscript analysis and design a combinational digital circuits in an emerging QCA framework. The design is evaluated and formulated in terms of area, latency and power dissipation. QCA Designer tool has been taken for the design of quantum cell-based combinational circuits
and simulation purpose. Moreover, it is believed based on experimental analysis that the QCA based combination circuits will make a contribution to high computing speed and low power paradigm.
Design and Implementation of Efficient Ternary Content Addressable Memory ijcisjournal
A CAM is used for store and search data and using comparison logic circuitry implements the table
lookupfunction in a single clock cycle. CAMs are main application of packet forwarding and packet
classification in Network routers. A Ternary content addressable memory(TCAM) has three type of states
‘0’,’1’ and ‘X’(don’t care) and which is like as binary CAM and has extra feature of searching and storing.
The ‘X’ option may be used as ‘0’ and ‘1’. TCAM performs high-speed search operation in a deterministic
time. In this work a TCAM circuit is designed by using current race sensing scheme and butterfly matchline
(ML) scheme. The speed and power measures of both the TCAM designs are analysed separately. A Novel
technique is developed which is obtained by combining these two techniques which results in significant
power and speed efficiencies.
Semi-custom Layout Design and Simulation of CMOS NAND GateIJEEE
In this paper a CMOS NAND gate layout has been designed and simulated using 90 nm technology. The layout has been designed using two approaches namely fully automatic and semicustom. In fully automatic technique NAND gate schematic is developed which is converted into its equivalent verilog file for automatic layout generation. In semicustom technique layout has been developed manually to optimize area and power. It can be observed from the simulated results that semicustom layout results in 74% saving in area consumption by consuming almost same power as compared to fully automatic design.
International Journal of Modern Engineering Research (IJMER) is Peer reviewed, online Journal. It serves as an international archival forum of scholarly research related to engineering and science education.
A new method for self-organized dynamic delay loop associated pipeline with ...IJECEIAES
The minimization of propagation delay between pipeline stages is very important in wave propagation through pipeline-stages. The propagation delay can be minimized by minimizing the number of stages in a pipeline. In the proposed design a dynamic stage control is imparted in the pipeline. The propagation delay can be optimized in any type of pipeline by controlling number of stages dynamically. The pipeline interpretation helps a lot to overcome the flaws due to not ready sequence (NRS) and synchronization problems. It is observed that, in the pipeline design the basic and actively involved pipeline techniques are concerned with different challenges like clock, throughput, cell area, and sizes. As the data throughput increases the number of stages in pipeline also needs to be increased to meet the desired goal. In the case of unpredictable data speed, the definite number of pipeline stages creates severe problems. In this work a dynamic pipeline is integrated where the number of stages is dynamically changing depending up on data speed. In dynamic pipeline technique the circuit cell area of reconfigurable computing system (RCS) will be reduced dynamically at low-speed data transmission. In the high-speed data communication, the data speed is managed and controlled by dynamic delay loops.
International Journal of Engineering Research and DevelopmentIJERD Editor
Electrical, Electronics and Computer Engineering,
Information Engineering and Technology,
Mechanical, Industrial and Manufacturing Engineering,
Automation and Mechatronics Engineering,
Material and Chemical Engineering,
Civil and Architecture Engineering,
Biotechnology and Bio Engineering,
Environmental Engineering,
Petroleum and Mining Engineering,
Marine and Agriculture engineering,
Aerospace Engineering.
High Performance Binary to Gray Code Converter using Transmission GATE IJEEE
This paper gives an idea to improve power efficiency and effective area of binary to gray code converter using very popular transmission gate technology. Some sensors send information in gray code. So this must be important to convert a given binary stream into its equivalent gray code. In this paper the binary to gray code converter has been developed using gate, circuit level. The conversion has been done using conventional and transmission gate level and comparing these two in terms of power, number of transistors used and last but not the least area. The simulation result shows that binary to gray code converter using transmission gate has improved power efficiency and area by 76.22% and 72.3% respectively .This paper gives the true comparison between transmission gate and conventional gate implemented binary to gray code converter in many aspects like power, area, and number of transistors used for fully automatic and semicustom layout design.
The impact of quantum computing has been widely recognised in the engineering domain. The age of quantum computing has arrived, and with it comes the ability to easily solve exponential problems. This book is written by me to meet current academic demands. The book is designed to address the most important aspects of the subject of Quantum Computing. The publication of the book "Quantum Computing" is the culmination of numerous years of research and teaching in academia. It is given in a way that is straightforward to comprehend. The undergraduates, and graduate students may all benefit from reading this book. We have given our very best effort to bring you accurate book material.
The book explains the fundamentals of this topic in simple, straightforward language. The most efficient approach to go through this book is to grasp the underlying fundamental as well as mathematical concepts. The chapters are meant to stand on their own. This book is not intended to be theoretical; rather, it will serve to familiarise you with the fundamental of quantum computing, like applications, multiple-qubit systems, quantum state transformations, quantum gates and quantum circuits, tools for quantum computing, bell states, quantum Parallelism, quantum Algorithms: Shor’s Algorithm, Grover’s Algorithm, Quantum Hardware and software, Quantum Cryptography and Security, Quantum Error Rates and Quantum Noise, Quantum Fourier Transform, Quantum Machine Learning and so on.
The model questions and multiple-choice questions that are provided at the end of the book have been chosen to improve readers' understanding, as well as their performance in exams and key employment.
We warmly welcome and would be very appreciative of any comments or recommendations, that will help us enhance the overall quality of the book.
Cost-effective architecture of decoder circuits and futuristic scope in the e...VIT-AP University
The goal of Very Large Scale Integration (VLSI) over the past several decades has been the miniaturisation of chip size, along with increased computing speed and decreased power consumption. Miniaturization of size, high computing speed, and low power consumption does not appear to be able to meet the demand of consumers at this time. Quantum dot cellular automata is a more promising methodology that has the potential to optimise power, speed, and area at the nano-computing scale. In the field of nanocomputing, combinational circuit design has seen a significant amount of research and development effort. This article presents a comprehensive review as well as a proposed design of a decoder that has an accurate clocking mechanism and the best design. In terms of cell count, total area, cell area, area coverage, latency, QCA cost, and quantum cost, the novel 2-to-4 decoder achieves values of 87, 0.10, 0.0281, 28.1, 2.5, 0.625, 0.25, which is better than the prior work. Comparing the 2-to-4 decoder design to a standard design, the improvement is 72.64 %, 80 %, 72.71 %, 28.1 %, 64.28 %, 97,44 and 92.85 % in cell count, total area, cell area, area coverage, latency, QCA cost, and Quantum cost, respectively.
More Related Content
Similar to Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Computing
Low Power and Area Efficient Multiplier Layout using Transmission GateIJEEE
This paper proposes the design and implementation of a 2-bit multiplier using fully automatic design and semi- custom design. Any digital signal processor has adder and multiplier in its core unit. Low power and high speed mac units are in high demand and therefore make a significant place in today’s vlsi environment. Power consumption of cmos circuits is a major concern in vlsi design. The proposed design is made using transmission gate logicwhich helped in using less number of cmos. The multiplier circuit is first simulated using avlsi cad tool and thus the layout was generated. The proposed circuit is simulated by using 90nm cmos technology with supply voltage of 1.2v. It is found that semi-custom based design produced better results in terms of power dissipation and area.
Adiabatic technique based low power synchronous counter designIJECEIAES
The performance of integrated circuits is evaluated by their design architecture, which ensures high reliability and optimizes energy. The majority of the system-level architectures consist of sequential circuits. Counters are fundamental blocks in numerous very large-scale integration (VLSI) applications. The T-flip-flop is an important block in synchronous counters, and its high-power consumption impacts the overall effectiveness of the system. This paper calculates the power dissipation (PD), power delay product (PDP), and latency of the presented T flip-flop. To create a 2-bit synchronous counter based on the novel T flip-flops, a performance matrix such as PD, latency, and PDP is analyzed. The analysis is carried out at 100 and 10 MHz frequencies with varying temperatures and operating voltages. It is observed that the presented counter design has a lesser power requirement and PDP compared to the existing counter architectures. The proposed T-flip-flop design at the 45 nm technology node shows an improvement of 30%, 76%, and 85% in latency, PD, and PDP respectively to the 180 nm node at 10 MHz frequency. Similarly, the proposed counter at the 45 nm technology node shows 96% and 97% improvement in power dissipation, delay, and PDP respectively compared to the 180 nm at 10 MHz frequency.
This paper investigates about the possibility to reduce power consumption in Neural Network using approximated computing techniques. Authors compare a traditional fixed-point neuron with an approximated neuron composed of approximated multipliers and adder. Experiments show that in the proposed case of study (a wine classifier) the approximated neuron allows to save up to the 43% of the area, a power consumption saving of 35% and an improvement in the maximum clock frequency of 20%.
Design High Performance Combinational Circuits Using Output Prediction Logic-...IOSRJECE
With the continuously increasing demand for low power & high speed VLSI circuits the brain storming among the scientists, inventors & researchers to find the techniques required to design such high performance circuits is also increasing day by day. In the answer to this search several design techniques have been found. Output prediction logic-OPL technique is one of such newly introduced techniques. OPL is a technique that can be applied to conventional CMOS logic families in order to obtain considerable speedups. Speedups of two to three times over static CMOS logic are demonstrated for a variety of combinational circuits. When applied to static CMOS the OPL retains the restoring nature of underlying logic family. In case of OPL applied to the pseudo NMOS & domino logic, the problem of excessive power dissipation is solved & speedups more than static CMOS logic is obtained
NEXGEN TECHNOLOGY as an efficient Software Training Center located at Pondicherry with IT Training on IEEE Projects in Android,IEEE IT B.Tech Student Projects, Android Projects Training with Placements Pondicherry, IEEE projects in pondicherry, final IEEE Projects in Pondicherry , MCA, BTech, BCA Projects in Pondicherry, Bulk IEEE PROJECTS IN Pondicherry.So far we have reached almost all engineering colleges located in Pondicherry and around 90km
Nexgen Technology Address:
Nexgen Technology
No :66,4th cross,Venkata nagar,
Near SBI ATM,
Puducherry.
Email Id: praveen@nexgenproject.com.
www.nexgenproject.com
Mobile: 9791938249
Telephone: 0413-2211159.
Study and Performance Analysis of MOS Technology and Nanocomputing QCAVIT-AP University
One of the critical issues in VLSI circuit is High Power dissipation. Quantumdot Cellular Automata (QCA) which is widely utilized in nanocomputing era. QCA has Landauer clocked based synthesis approach and it has clocked based
information flow. This manuscript analysis and design a combinational digital circuits in an emerging QCA framework. The design is evaluated and formulated in terms of area, latency and power dissipation. QCA Designer tool has been taken for the design of quantum cell-based combinational circuits
and simulation purpose. Moreover, it is believed based on experimental analysis that the QCA based combination circuits will make a contribution to high computing speed and low power paradigm.
Design and Implementation of Efficient Ternary Content Addressable Memory ijcisjournal
A CAM is used for store and search data and using comparison logic circuitry implements the table
lookupfunction in a single clock cycle. CAMs are main application of packet forwarding and packet
classification in Network routers. A Ternary content addressable memory(TCAM) has three type of states
‘0’,’1’ and ‘X’(don’t care) and which is like as binary CAM and has extra feature of searching and storing.
The ‘X’ option may be used as ‘0’ and ‘1’. TCAM performs high-speed search operation in a deterministic
time. In this work a TCAM circuit is designed by using current race sensing scheme and butterfly matchline
(ML) scheme. The speed and power measures of both the TCAM designs are analysed separately. A Novel
technique is developed which is obtained by combining these two techniques which results in significant
power and speed efficiencies.
Semi-custom Layout Design and Simulation of CMOS NAND GateIJEEE
In this paper a CMOS NAND gate layout has been designed and simulated using 90 nm technology. The layout has been designed using two approaches namely fully automatic and semicustom. In fully automatic technique NAND gate schematic is developed which is converted into its equivalent verilog file for automatic layout generation. In semicustom technique layout has been developed manually to optimize area and power. It can be observed from the simulated results that semicustom layout results in 74% saving in area consumption by consuming almost same power as compared to fully automatic design.
International Journal of Modern Engineering Research (IJMER) is Peer reviewed, online Journal. It serves as an international archival forum of scholarly research related to engineering and science education.
A new method for self-organized dynamic delay loop associated pipeline with ...IJECEIAES
The minimization of propagation delay between pipeline stages is very important in wave propagation through pipeline-stages. The propagation delay can be minimized by minimizing the number of stages in a pipeline. In the proposed design a dynamic stage control is imparted in the pipeline. The propagation delay can be optimized in any type of pipeline by controlling number of stages dynamically. The pipeline interpretation helps a lot to overcome the flaws due to not ready sequence (NRS) and synchronization problems. It is observed that, in the pipeline design the basic and actively involved pipeline techniques are concerned with different challenges like clock, throughput, cell area, and sizes. As the data throughput increases the number of stages in pipeline also needs to be increased to meet the desired goal. In the case of unpredictable data speed, the definite number of pipeline stages creates severe problems. In this work a dynamic pipeline is integrated where the number of stages is dynamically changing depending up on data speed. In dynamic pipeline technique the circuit cell area of reconfigurable computing system (RCS) will be reduced dynamically at low-speed data transmission. In the high-speed data communication, the data speed is managed and controlled by dynamic delay loops.
International Journal of Engineering Research and DevelopmentIJERD Editor
Electrical, Electronics and Computer Engineering,
Information Engineering and Technology,
Mechanical, Industrial and Manufacturing Engineering,
Automation and Mechatronics Engineering,
Material and Chemical Engineering,
Civil and Architecture Engineering,
Biotechnology and Bio Engineering,
Environmental Engineering,
Petroleum and Mining Engineering,
Marine and Agriculture engineering,
Aerospace Engineering.
High Performance Binary to Gray Code Converter using Transmission GATE IJEEE
This paper gives an idea to improve power efficiency and effective area of binary to gray code converter using very popular transmission gate technology. Some sensors send information in gray code. So this must be important to convert a given binary stream into its equivalent gray code. In this paper the binary to gray code converter has been developed using gate, circuit level. The conversion has been done using conventional and transmission gate level and comparing these two in terms of power, number of transistors used and last but not the least area. The simulation result shows that binary to gray code converter using transmission gate has improved power efficiency and area by 76.22% and 72.3% respectively .This paper gives the true comparison between transmission gate and conventional gate implemented binary to gray code converter in many aspects like power, area, and number of transistors used for fully automatic and semicustom layout design.
The impact of quantum computing has been widely recognised in the engineering domain. The age of quantum computing has arrived, and with it comes the ability to easily solve exponential problems. This book is written by me to meet current academic demands. The book is designed to address the most important aspects of the subject of Quantum Computing. The publication of the book "Quantum Computing" is the culmination of numerous years of research and teaching in academia. It is given in a way that is straightforward to comprehend. The undergraduates, and graduate students may all benefit from reading this book. We have given our very best effort to bring you accurate book material.
The book explains the fundamentals of this topic in simple, straightforward language. The most efficient approach to go through this book is to grasp the underlying fundamental as well as mathematical concepts. The chapters are meant to stand on their own. This book is not intended to be theoretical; rather, it will serve to familiarise you with the fundamental of quantum computing, like applications, multiple-qubit systems, quantum state transformations, quantum gates and quantum circuits, tools for quantum computing, bell states, quantum Parallelism, quantum Algorithms: Shor’s Algorithm, Grover’s Algorithm, Quantum Hardware and software, Quantum Cryptography and Security, Quantum Error Rates and Quantum Noise, Quantum Fourier Transform, Quantum Machine Learning and so on.
The model questions and multiple-choice questions that are provided at the end of the book have been chosen to improve readers' understanding, as well as their performance in exams and key employment.
We warmly welcome and would be very appreciative of any comments or recommendations, that will help us enhance the overall quality of the book.
Cost-effective architecture of decoder circuits and futuristic scope in the e...VIT-AP University
The goal of Very Large Scale Integration (VLSI) over the past several decades has been the miniaturisation of chip size, along with increased computing speed and decreased power consumption. Miniaturization of size, high computing speed, and low power consumption does not appear to be able to meet the demand of consumers at this time. Quantum dot cellular automata is a more promising methodology that has the potential to optimise power, speed, and area at the nano-computing scale. In the field of nanocomputing, combinational circuit design has seen a significant amount of research and development effort. This article presents a comprehensive review as well as a proposed design of a decoder that has an accurate clocking mechanism and the best design. In terms of cell count, total area, cell area, area coverage, latency, QCA cost, and quantum cost, the novel 2-to-4 decoder achieves values of 87, 0.10, 0.0281, 28.1, 2.5, 0.625, 0.25, which is better than the prior work. Comparing the 2-to-4 decoder design to a standard design, the improvement is 72.64 %, 80 %, 72.71 %, 28.1 %, 64.28 %, 97,44 and 92.85 % in cell count, total area, cell area, area coverage, latency, QCA cost, and Quantum cost, respectively.
An in-depth study of the electrical characterization of supercapacitors for r...VIT-AP University
The Energy Storage System (ESS) is geared toward sophisticated systems with increased operating time for a variety of real-time applications such as an electric vehicle, a WSN (Wireless Sensor Network), a Capa bus, and so
on. Its primary focus is on supplying these kinds of systems with additional capacity in recent development, and
this will continue to be its primary focus. Because of their exceptionally high specific power, rapid charging, and
low ESR (Effective Series Resistance), electric double-layer (EDLC) capacitors or supercapacitors are encouraged
for use because they can be integrated more easily with battery technology that can be used in electric vehicles
and other electronic devices. The supercapacitor calls for a precise and accurate characterization in order to
facilitate the development of improved applications and more effective energy storage devices and technologies.
In this article, we studied various supercapacitor electrode components, electrolytic solutions, analogous circuit
models, electrical energy storage properties, and some real-time supercapacitor applications in the automotive,
manufacturing, construction, and consumer electronics industries. In addition, we have discussed on hybrid
material that was just recently developed with the goal of enhancing the conductivity and effectiveness of supercapacitors. Aside from this, we have discussed about the behaviour of supercapacitors in terms of how their behaviour is dependent on current and voltage with detailed analysis.
Agenda
1. Algorithm of Reading Scientific Research Article
2. Importance of ORCID ID
3. Benefit of ORCiD
4. Process of Connecting Scopus database to ORCiD iD
5. Registration of ORCiD iD Account
6. Scopus Database connected to ORCiD iD
7. BibTeX Entry to add all the publication at the same time in ORCiD iD
8. Process of importing BibTex into ORCiD Database
9. Using Bibtex include all the research article in one time
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...VIT-AP University
For design methodology of CRC or cyclic redundancy check is very used technique for error checking and shows the transmission reliability we are using the HDLC block. HDLC block is very useful in data communication these block operated in data link layer. For design methodology of CRC is to generate the CRC polynomial using XOR’s gate and shift register these polynomial are implement on software Xilinx Plan Ahead 13.1 and verify for simulation result for random testing of CRC bit on receiver side same result are obtained to show that it is more reliable.
Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor NetworkingVIT-AP University
Wireless sensor networks is challenging in that it requires an enormous breadth of knowledge from an enormous variety of disciplines. A lot of study has been done to minimize the energy used in routing and number of protocols has been developed. These protocols can be classified as - Hierarchical, data centric, location based and Network flow protocols. In this paper, we are particularly focusing on hierarchical protocols. In such types of protocols, the energy efficient clusters are formed with a hierarchy of cluster heads. Each cluster has its representative cluster head which is responsible for collecting and aggregating the data from its respective cluster and then transmitting this data to the Base Station either directly or through the hierarchy of other cluster heads. Fuzzy logic has been successfully applied in various areas including communication and has shown promising results. However, the potentials of fuzzy logic in wireless sensor networks still need to be explored. Optimization of wireless sensor networks involve various tradeoffs, for example, lower transmission power vs. longer transmission duration, multi-hop vs. direct communication, computation vs. communication etc. Fuzzy logic is well suited for application having conflicting requirements. Moreover, in WSN, as the energy metrics vary widely with the type of sensor node implementation platform, using fuzzy logic has the advantage of being easily adaptable to such changes.
Approach to design a high performance fault-tolerant reversible ALUVIT-AP University
In the digital circuit design, the primary factors are low power and a high packing density. The reversible logic circuit in quantum-dot cellular
automata (QCA) framework is hoped to be effective in addressing the factor of power consumption at nanoscale regime. Fault tolerant circuits are suited of interruption of errors at the outputs. This manuscript focuses the design of ALU in QCA-based and propose new parity preserving gate. It has been introduced that new reversible gate, namely, universal parity preserving gate (UPPG), to
optimise the ALU circuits. An algorithm and lemmas are shown in designing ALU. The ALU generates a number of arithmetic and logical function with using only less architectural complexity. Most importantly circuit design
focuses on optimising the gate count and quantum cost. In addition to optimisation, the workability of UPPG gate is tested by QCA and the simulation result obtained ensures the correctness of the design.
Novel conservative reversible error control circuits based on molecular QCAVIT-AP University
Quantum-dot cellular automata are a prominent part of the nanoscale regime. They
use a quantum cellular based architecture which enables rapid information process with high
device density. This paper targets the two kinds of novel error control circuits such as Hamming
code, parity generator and checker. To design the HG-PP (HG = Hamming gate, PP = parity
preserving), NG-PP (NG = new gate) are proposed for optimising the circuits. Based on the
proposed gates and a few existing gates, the Hamming code and parity generator and checker
circuits are constructed. The proposed gates have been framed and verified in QCA. The
simulation outcomes signify that their framed circuits are faultless. In addition to verification,
physical reversible is done. The reversible major metrics such as gate count, quantum cost, unit
delay, and garbage outputs, uses best optimisation results compared to counterparts. They can be utilised as a low power error control circuit applied in future communication systems.
A modular approach for testable conservative reversible multiplexer circuit f...VIT-AP University
Quantum technology has an attractive application nowadays for its minimizing the energy dissipation, which is a prominent
part of any system-level design. In this article, the significant module of a multiplexer, an extended to n:1 is framed with
prominent application in the control unit of the processor. The proposed multiplexer modules are framed by the algorithm,
which is extended perspective based. Further, quantum cost and gate count are less to ensure the efficient quantum computing
framed. In addition, the QCA computing framework is an attempt to synthesize the optimal primitives in conservative
reversible multiplexer in nano-electronic confine application. The developed lemmas is framed to prove the optimal parameters
in the reversible circuit. Compared with existing state-of-art-works, the proposed modular multiplexer, the gate count,
quantum cost and unit delay are optimal.
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...VIT-AP University
Quantum-dot cellular automata is a modern computing paradigm, conceived in feature of nanometer
scale with high integration density, and significant low power. For the QCA technology, making these
high-density design means an increase in the complexity which in turn leads to growth in the number of faults. The defect model presented in this paper categorized into two types, which include single missing and additional cell considering for QCA fault. Proposed gates have been designed in the
QCA and verified. The proposed Fredkin gate design has been compared with an existing design,
and 43% and 70% improvement in cell count and area respectively are revealed. Also, the Toffoli
design in QCA which achieve some parameters such as cell complexity of 39, and the average fault tolerance of 53.5%. The polarization value for both single cells missing an addition cell missing has been studied to explain the logic signal strength effect physically. A QCA framework for the 3-input
Ex-OR, 2:1 multiplexer, Fredkin, and Toffoli gate for the fault problem in which reliability analysis based on Hardware description language for QCA devices (HDLQ) is discussed and verified on the fault pattern look-up table.
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataVIT-AP University
Quantum cell automata (QCA) are the best possible alternative to the
conventional CMOS technology due to its low power consumption, less area and high-speed operation. This paper describes synthesizable QCA implementation of squaring. Vedic sutras used for squaring are defined over algorithm construction. Based on the concept of the Vedic sutra, this paper has carried out 2-bit square and
4-bit square, projective to affine logic gates construction. Importantly for miniaturization
of devices, the QCA based square is the operation on which the area of
circuits relies on. This means that significantly lower QCA parameters can be used in
the square than in other competitive square circuits such as Wallace, Dadda, serial parallel,
and Baugh-Wooley.
A Redundant Adder Architecture in Ternary Quantum-Dot Cellular AutomataVIT-AP University
Now researchers are moving toward emerging technologies to replace the
conventional CMOS technology. Quantum-dot cellular automata (QCA) are one of
them for high-performance computing circuits. Ternary QCA is one of the finest
research areas in this domain for replacement of binary logic. In this paper, we
proposed a new redundant adder architecture using Ternary QCA technology. Our proposed architecture has 233 numbers of cells with an area of 0.35 μm2. All the proposed ternary logic layouts are implemented in TQCA designer tool.
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...VIT-AP University
The CMOS-based integrated circuit may scale down to nanometer range. The primary challenge is to further downscale the device and high-energy dissipation. Reversible logic does not dissipate energy and no information loss. In this
way, the state-of-the-art technology such as QCA was forced toward high-speed
computing with negligible energy dissipation in the physical foreground. This work
targets the design of non-restoring reversible divider circuit and its implementation in QCA. We have utilized few 2 × 2 FG and 4 × 4 HNG gates as the block construction and also show the QCA implementation having cost-efficient approach. Further, the divider circuit has synthesized with FG and HNG gates
and QCA implementation. This divider circuit inherits many benefits such as fewer
garbage outputs, reduce quantum cost are achieved, and also reduced QCA primitives
can be improved by using efficient QCA layout scheme. Simulation investigations have been verified by QCA Designer. The proposed non-restoring divider also compares the reversible metrics results with some of other existing works.
An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full AdderVIT-AP University
Moving towards micrometre scale to nanometre scale device shrinks down emerging nanometre technology such as quantum-dot cellular automata as a nesting
success. The introduced architecture is robust where the explicit design of full adder
and full subtraction uses for Ex-OR design. A new architecture of Ex-OR based on one majority gate is proposed, which its most optimized architecture and its placement of cells from the novel design. The analysis based on simulation showed that the
introduced Ex-OR and full adder makes only 11 and 46 cells count, respectively. In
proposed Ex-OR design, first output is received with no any latency which can be a
suitable design for implementation of the high-speed full adder design. In addition,
power estimation results are obtained after simulation of proposed designs in QCAPro
tool. Therefore, the novel designs improve the energy dissipation parameters such as mean leakage energy dissipation, mean switching energy dissipation and total energy dissipation 75, 11.28 and 82.19% in comparison with the most robust design in existing.
Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19VIT-AP University
We are observing in this pandemic situation of COVID-19 the world in
very challenging and to solve this complex problem in quick time. Today, we are facing a difficult complex problem such as Coronavirus. This Coronavirus affects human life. Quantum computing is the only support that can give us quick results by processing the Coronavirus compound at high computation speed. Whatever present circuits in VLSI domain, we cannot perform the high-speed computation and not tackle the complex case as present COVID-19. In this article, we have been discussed about quantumcomputing era during the pandemic situation ofCOVID-19. Further, this paper presents fundamental about quantum properties such as superpo-
sition, entanglement, and quantum programming tools such as Qiskit (IBM), pyQuil
(Google), ProjectQ (ETH), Revkit, and RCvewier + . We have presented quantum
circuit and its decomposed circuit of such gates as Toffoli, Fredkin, Peres, and new
fault tolerance. In addition, we proposed algorithm as transforming cascade to the
quantumcircuitwhich is extended for verification based.All these concepts presented here will be very useful to researcher, academician, and industry person to tackle this
pandemic situation of COVID-19.
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...ssuser7dcef0
Power plants release a large amount of water vapor into the
atmosphere through the stack. The flue gas can be a potential
source for obtaining much needed cooling water for a power
plant. If a power plant could recover and reuse a portion of this
moisture, it could reduce its total cooling water intake
requirement. One of the most practical way to recover water
from flue gas is to use a condensing heat exchanger. The power
plant could also recover latent heat due to condensation as well
as sensible heat due to lowering the flue gas exit temperature.
Additionally, harmful acids released from the stack can be
reduced in a condensing heat exchanger by acid condensation. reduced in a condensing heat exchanger by acid condensation.
Condensation of vapors in flue gas is a complicated
phenomenon since heat and mass transfer of water vapor and
various acids simultaneously occur in the presence of noncondensable
gases such as nitrogen and oxygen. Design of a
condenser depends on the knowledge and understanding of the
heat and mass transfer processes. A computer program for
numerical simulations of water (H2O) and sulfuric acid (H2SO4)
condensation in a flue gas condensing heat exchanger was
developed using MATLAB. Governing equations based on
mass and energy balances for the system were derived to
predict variables such as flue gas exit temperature, cooling
water outlet temperature, mole fraction and condensation rates
of water and sulfuric acid vapors. The equations were solved
using an iterative solution technique with calculations of heat
and mass transfer coefficients and physical properties.
Overview of the fundamental roles in Hydropower generation and the components involved in wider Electrical Engineering.
This paper presents the design and construction of hydroelectric dams from the hydrologist’s survey of the valley before construction, all aspects and involved disciplines, fluid dynamics, structural engineering, generation and mains frequency regulation to the very transmission of power through the network in the United Kingdom.
Author: Robbie Edward Sayers
Collaborators and co editors: Charlie Sims and Connor Healey.
(C) 2024 Robbie E. Sayers
About
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
• Remote control: Parallel or serial interface.
• Compatible with MAFI CCR system.
• Compatible with IDM8000 CCR.
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
• Easy in configuration using DIP switches.
Technical Specifications
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
Key Features
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
• Remote control: Parallel or serial interface
• Compatible with MAFI CCR system
• Copatiable with IDM8000 CCR
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
Application
• Remote control: Parallel or serial interface.
• Compatible with MAFI CCR system.
• Compatible with IDM8000 CCR.
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
• Easy in configuration using DIP switches.
Hierarchical Digital Twin of a Naval Power SystemKerry Sado
A hierarchical digital twin of a Naval DC power system has been developed and experimentally verified. Similar to other state-of-the-art digital twins, this technology creates a digital replica of the physical system executed in real-time or faster, which can modify hardware controls. However, its advantage stems from distributing computational efforts by utilizing a hierarchical structure composed of lower-level digital twin blocks and a higher-level system digital twin. Each digital twin block is associated with a physical subsystem of the hardware and communicates with a singular system digital twin, which creates a system-level response. By extracting information from each level of the hierarchy, power system controls of the hardware were reconfigured autonomously. This hierarchical digital twin development offers several advantages over other digital twins, particularly in the field of naval power systems. The hierarchical structure allows for greater computational efficiency and scalability while the ability to autonomously reconfigure hardware controls offers increased flexibility and responsiveness. The hierarchical decomposition and models utilized were well aligned with the physical twin, as indicated by the maximum deviations between the developed digital twin hierarchy and the hardware.
We have compiled the most important slides from each speaker's presentation. This year’s compilation, available for free, captures the key insights and contributions shared during the DfMAy 2024 conference.
Using recycled concrete aggregates (RCA) for pavements is crucial to achieving sustainability. Implementing RCA for new pavement can minimize carbon footprint, conserve natural resources, reduce harmful emissions, and lower life cycle costs. Compared to natural aggregate (NA), RCA pavement has fewer comprehensive studies and sustainability assessments.
Welcome to WIPAC Monthly the magazine brought to you by the LinkedIn Group Water Industry Process Automation & Control.
In this month's edition, along with this month's industry news to celebrate the 13 years since the group was created we have articles including
A case study of the used of Advanced Process Control at the Wastewater Treatment works at Lleida in Spain
A look back on an article on smart wastewater networks in order to see how the industry has measured up in the interim around the adoption of Digital Transformation in the Water Industry.
block diagram and signal flow graph representation
Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Computing
1. Content Addressable Memory Design in 3D pNML for
Energy-Aware Sustainable Computing¤
Nirupma Pathak†
Department of Computer Science and Engineering,
Maharishi University of
Information Technology, Lucknow, India
nirupmapathak@gmail.com
Bandan Kumar Bhoi
Department of Electronics & Telecommunication,
Veer Surendra Sai University of Technology, Burla, India
bkbhoi_etc@vssut.ac.in
Neeraj Kumar Misra†
Department of Electronics and Communication Engineering,
Bharat Institute of Engineering and Technology, Hyderabad, India
neeraj.mishra3@gmail.com
Santosh Kumar
Department of Computer Engineering and Information Technology
Swarrnim Startup & Innovation University Gandhinagar, Gujarat, India
sant7783@hotmail.com
Received 19 March 2020
Accepted 5 February 2022
Published 24 March 2022
As the semiconductor industry strives for downsizing and high speed, it is confronted with
increasing scaling uncertainty as devices decrease to the nanoscale. Nano-magnetic logic (NML)
is an alternative approach to synthesize the digital logic circuits with high-density and low-
power consumption. We introduced an optimal design of content addressable memory (CAM)
memory based on perpendicular nano-magnetic logic (pNML). The main aim of this imple-
mentation is to synthesize CAM memory in terms of latency and other design parameters. The
implementation of the design is a multilayer approach, which is optimal. The synthesis ap-
proach and optimization are perfectly scalable across layout construction of designs. Here a new
logic gate in pNML technology is designed which is mainly used for matching of two input
numbers. According to insight, both memory unit and a matching unit in the pNML are
*This paper was recommended by Regional Editor Piero Malcovati.
†Corresponding authors.
Journal of Circuits, Systems, and Computers
Vol. 31, No. 10 (2022) 2250178 (14 pages)
#
.
c World Scienti¯c Publishing Company
DOI: 10.1142/S021812662250178X
2250178-1
2. introduced in the state-of-the-artwork for the ¯rst time to synthesize design in high-speed
pNML application. MAGCAD tool is used for the design of all the proposed pNML layouts.
Keywords: Nanometer-scale; memory; nanomagnetic logic; information storage; nanoelectronics;
minority gate.
1. Introduction
Computing and memory elements are fundamental elements for all electronics
devices. Presently, CMOS technology is the backbone of these devices. However,
there are some limitations for the further shrinking of this technology due to leakage
current. Therefore, researchers are gathering toward alternative emerging technol-
ogy. Among them, perpendicular nanomagnetic logic (pNML) technology is most
promising due to the exciting features of nanomagnets.1
The features are that there is
no current °ow, unlike CMOS technology. Here logic values are transferred from one
magnet to another due to magnetic force,2,3
without physical current °ow this
technology has ultra-low power consumption. The second advantage of pNML is that
it is nonvolatile; therefore, it can store data at longtime. The third advantage is that
it can design logic circuits in three dimensions (3D) which is saving the area.
Therefore, its circuit density is improved compared to two-dimensional architectures.
Several digital circuits, such as Ex-OR gate, full adder, RAM memory are designed in
three-dimensional pNML technology.4–9
Here, we introduced a new layout of Con-
tent Addressable Memory (CAM) whose performance is superior to conventional
Random Access Memory (RAM). The Content Addressable Memory layout in
quantum-dot cellular automata (QCA) technology is available in the literature as
per Refs. 10 and 11. However, the demerit of QCA is that it is di±cult to fabricate
and for its operation, the cryogenic temperature is needed. So here, we designed the
CAM structure in pNML technology, which can operate in room temperature. For
layout design, we have used the MagCAD tool, which is introduced in Ref. 8.
In this paper, we have synthesized layout of the memory unit and matching the
logic design in pNML technology without changing the basic architecture of the
memory unit and matching the logic gate. The increasing demand for tiny nano-
electronics devices has a wide range of potential applications, and the demand for
new technologies-based circuits has developed in the ¯eld of nanotechnology as a
result. The CAM memory architecture unit is the searching of data with high speed.
Thus, this synthesis layout is optimal based on parameters' consideration such as
total area, critical delay and latency. Thus, the designs presented are cost-e®ective
based on parameters without changing CAM memory's fundamental structures
utilizing pNML technology. The pNML technique is used to fast the computing
process; the performance of the design is analyzed by setting the magnetic width
220 nm and grid size of 300 nm, whereas iNML utilizes 30 nm magnetic width, 50 nm
magnet height, magnet H distance 10 nm, magnet V distance 10 nm, number of clock
phases 3 and clock zone max series 4. According to the above drawing setting, pNML
N. Pathak et al.
2250178-2
3. utilizes less magnet width and 3D approach for design synthesizing. In this paper, a
pNML-based CAM memory is synthesized for the ¯rst time, according to state-of-
the-art techniques. Area, critical delay and latency are a big impact in the circuit
synthesize; therefore, sometimes, circuit designer compromise for layout consider-
ation. However, in this suggested study, no parameters are sacri¯ced in order to
synthesize CAM memory circuits. For introducing a cost-e±cient CAM layout in
pNML, the study shows optimal parameters such as area and latency. The proposed
design of matching logic gates contains 5-minority gate and 6-inverter and memory
unit consists of 3-minority gate and 4-inverter. The constructed architecture of CAM
memory is optimized and can be used to miniaturization of the area in designing of
complex architecture such as microcontroller and processor. The proposed Content
memory addressing architecture supports the following:
. A model of CAM memory is proposed by using pNML technology.
. The bounded box area of CAM memory 3.556 m2 is evaluated.
. The cost e±ciency of the proposed CAM memory designs in NML is investigated.
. The estimate latency at di®erent input combinations for CAM memory is evaluated.
. Based on the minority voter gate, a multilayer layout of CAM memory is
synthesized with fast computation speed.
. The simulation results of CAM memory are veri¯ed and it is accurate like QCA
and CMOS-based design.
. Contrasting the novel CAM design with prior designs in consideration of para-
meters such as area and latency is investigated.
. The layout of CAM memory in pNML technology, which meets the requirement
of nanoelectronics con¯ne application, based on performance parameters and
physical existence, has been investigated.
This paper is structured as follows. In Sec. 2, the background of pNML is discussed.
In Sec. 3, proposed CAM architecture, layout in pNML technology is discussed. The
comparative analysis of the proposed CAM memory is discussed in Sec. 4 and ¯nally,
Sec. 5 concludes.
2. Technology pNML Basic Structure
One of the most promising technologies, nano-magnetic logic, has the potential to
replace CMOS technology. The inherent capacity of pNML technology to build 3D
logic circuits is an advantage. Magnets on neighboring planes are used to provide a
novel method of constructing digital logic circuits. NML is categorized into two
types, i.e., in-plane NML (iNML) and perpendicular NML (pNML) which is shown in
Figs. 1(a) and 1(b), respectively. In iNML, all magnets aligned in the same plane
but in pNML all magnets are perpendicular to each other. Therefore, in pNML,
three-dimensional circuit layout can be designed which is highly e±cient in circuit
Content Addressable Memory Design in 3D PNML
2250178-3
4. density. According to magnetic direction orientations, magnets have logic 0 and logic 1
value, which is shown in Fig. 1. The basic element of the pNML is minority-voter gate,
which is illustrated in Fig. 2. The minority voter has A, B and C as three numbers of
inputs and Y as one output. Its pNML layout is detailed in Fig. 2(b). In this layout, the
magnet corresponding to input C is in the di®erent layer corresponding to other
magnets. Therefore, it has three-dimensional structures. Here the output value
depends upon minority values of the inputs. For example, if A ¼ 0, B ¼ 0 and C ¼ 1,
then output Y ¼ 1, which is the minority value of the inputs. In this technology, there
is no physical current °ow, which leads to minimal power consumptions. Here logic
values are transferred from inputs to output using magnetic force. The geometrical and
physical parameters used for simulation are mentioned in Table 1.
2.1. The proposed content addressable memory in pNML technology
CAM is one type of storage device, which operation principle is searching for data
with optimized speed. In this type of circuital memory, the time to obtain the
searching item is very less. This working prototype of CAM is not the same as RAM
model since every memory area in CAM is required to by its content. The proposed
CAM circuit has two numbers of components, one of which is memory unit and other
(a) (b)
Fig. 2. Minority gate: (a) block diagram and (b) 3D layout in pNML.
(a) (b)
Fig. 1. logic 0 and logic 1: (a) iNML and (b) pNML.
N. Pathak et al.
2250178-4
5. is matching unit. For matching unit, we proposed a new logic gate in pNML, which
can improve the performance of CAM memory.
2.2. The proposed matching logic gate
The pNML architecture of the logic gate that performs the matching operation and
increases the CAM memory performance is shown here. The Boolean expression for
this gate is out ¼
K A F
ð Þ þ K. This gate has three numbers of inputs i.e., A, K and
F. Here F is the output of memory unit that is fed to it and K input acts as a switch
for the circuit. The principle of this gate is that if K ¼ 0, then the comparison of the
inputs A and F is done. Similarly, for K ¼ 1, input values A and F are any value or
named as do not care and output will be always 1. For example, if K ¼ 0, A ¼ 0 and
F ¼ 0, then in this case, A and F values will be compared. Here both are same, and then
the output will be 1. If K ¼ 0, A ¼ 0 and F ¼ 1, then output will be 0. Table 2 is the
truth table of match operation unit. The following are all of the modelling equations that
are addressed:
Y1 ¼ M1ðA; 1; FÞ ¼ AF;
Y2 ¼ M2ðF; 1; AÞ ¼ AF;
Y3 ¼ M3ðAF; 1; AFÞ ¼ AF þ AF ¼ A F þ AF ¼ A F;
Y4 ¼ M4ðK ; Y3; 0Þ;
Y4 ¼ K Y3 þ K þ Y3 ;
Y4 ¼ K þ Y3 ;
Y4 ¼ K Y3;
Y4 ¼ K ðA FÞ;
O ¼ M5ðK; 1; Y4Þ ¼ K :0 þ 0:Y4 þ Y4 K ¼ Y4 þ K ;
O ¼ Y4 þ K ¼ K ðA FÞ þ K:
Table 1. Default parameter of pNML technology used
in MagCAD 2.10.0 version.
Parameters Value
Nano wire width 40 nm
Size of grid 120 nm
Intermagnet space 150 nm
Co thickness (Co-Cobalt) 3.2 nm
Stack thickness 6.2 nm
Volume of ANC 1:68 1023 m3
Clock ¯led amplitude 560 Oe
Inverter coupling ¯eld strength 153 Oe
Minority gate coupling ¯eld strength 48 Oe
E®ective anisotropy 2:0 105 J/m3
Content Addressable Memory Design in 3D PNML
2250178-5
6. Figures 3(a) and 3(b) show the logic gate and minority voter gate-based matching
design. In Fig. 3(c), the layout of the matching gate is shown. Its compilation result is
illustrated in Fig. 3(d). In this result, A, F and K are the inputs, whereas O is
the output.
2.3. The proposed memory unit
In memory unit, there are two numbers of inputs i.e., R/W and I. When the R/W ¼
0, the input value of I will be re°ected as output value F, as a consequence of the
write input. By providing R/W ¼ 1, the read operation is done. For example, if
Table 2. CAM match operation unit truth table.
K
Key register
bit
A
Argument
register bit
B
Bit received from
memory contents
O
Match register
output
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 1
0 0 0 1
0 0 1 0
0 1 0 0
0 1 1 1
(a)
(b)
Fig. 3. Matching logic gate: (a) logic diagram, (b) minority vote-based architecture, (c) pNML structure
and (d) simulation result.
N. Pathak et al.
2250178-6
7. operation = write, I ¼ 1, R/W ¼ 0 and previous F = any value, then output F ¼ 1.
If operation ¼ write, I ¼ 1, R/W ¼ 0, previous F ¼ any value, then output F ¼ 0. If
operation ¼ read, I ¼ any value, R/W ¼ 1, then output F ¼ 1. Similarly, if
operation ¼ read, I ¼ any value, R/W ¼ 1, previous F ¼ 0, then output F ¼ 1.
Table 3 is the truth table of memory unit. The logic gate-based design of a memory
unit is shown in Fig. 4(a). Figure 4(b) shows the minority voter gate-based archi-
tecture of the memory unit. The pNML layout of the memory unit is detailed in
Table 3. CAM-memory unit truth table.
R/W I Previous F Output F Remarks
0 1 X 1 Write operation
0 0 X 0 Write operation
1 X 1 1 Read operation
1 X 0 0 Read operation
(c)
(d)
Fig. 3. (Continued)
Content Addressable Memory Design in 3D PNML
2250178-7
8. (a)
(b)
(c)
Fig. 4. Memory unit design: (a) logic diagram, (b) minority vote-based architecture, (c) pNML structure
and (d) simulation result.
N. Pathak et al.
2250178-8
9. Fig. 4(c) and its simulation result is shown in Fig. 4(d). All the modeling equations
related to proposed memory unit design are presented as follows:
F ¼ M3M1ðF; R=W; 0Þ; 1; M2ðR=W ; I; 0Þ;
F ¼ M3ð
F R=W þ
F þ R=W ; 1; R=W
I þ R=W þ
I Þ;
F ¼ M3ð
F þ R=W ; 1; R=W þ
I Þ;
F ¼ ðM3ðF R=W; 1; R=W IÞÞ;
F ¼ ðF R=WÞ þ ððR=W Þ IÞ:
2.4. The proposed content address memory structure
Content address memory (CAM) is a particular storage or memory type based on a
lookup table. The one-clock cycle here is adequate for the whole content of data
search. This allows us to seek the necessary data immediately and the memory gives
a matching signal. Figure 5(a) shows the block diagram of CAM design; this design
utilizes two blocks: one is memory unit and other one is matching logic unit. The
layout of Fig. 5(a) is presented in Fig. 5(c). The minority gate-based design of CAM
memory is presented in Fig. 5(b). Figure 5(c) presents the design of CAM memory in
pNML when grid size of 300 nm and magnet width of 220 nm. The performance
parameters are also analyzed based on the synthesis tool MagCAD and it is observed
the delay is lower as compared to QCA technology. Here the total circuit comprises a
memory unit and a matching unit, which is designed by using the minority voter gate
(Fig. 5(b)). The output of the memory unit is given as an input to the matching unit.
The pNML layout and simulation result are detailed in Fig. 5(c). The right half of
the pNML arrangement is the matching unit, with A and K as inputs, while the left
half-section is the memory unit, with I and R/W as inputs. The memory unit's
output is linked to the corresponding unit's input, and O is the ¯nal output, as shown
in Fig. 5(a).
(d)
Fig. 4. (Continued)
Content Addressable Memory Design in 3D PNML
2250178-9
10. The performance analysis is detailed in Table 4. In this table, ¯ve cases of input
values are considered. If K ¼ 0, there are four types of latency; the minimum latency
is 3.91 E6 s. If K ¼ 1, the latency is 3.95 E6 s.
3. Comparative Result Analysis
The suggested CAM memory is compared against many existing literature papers, as
described in this part, to ensure that it is cost-e®ective. Table 5 shows a comparison
of the newly developed CAM memory with certain existing literature articles. In
comparison as per Refs. 11–20, our design uses optimal parameters in terms of delay.
As evidence from the comparison results presented in Table 5, proposed designs yield
better parameters such as area and latency as compared to another layout in dif-
ferent technologies such as CMOS and QCA. Layout analysis of the novel CAM
memory is veri¯ed by MAGCAD tool.
The majority of research papers accessible in state-of-the-the-art work do not
include robust design, fast computing, and do not operate the device at room tem-
perature. In terms of fast computing, area and operation at room temperature, this
propensity to apply current designs is ine±cient. The suggested CAM memory ar-
chitecture, however, improves latency. The area of the proposed design of CAM
memory is optimized, and the other parameters of design are also studied and ana-
lyzed by setting the magnetic width of 220 nm and grid size of 300 nm in MagCAD
tool using pNML technology. The comparison results show the dominance of the
novel CAM memory on the available reported designs in the literature. The proposed
(a)
(b)
Fig. 5. The proposed CAM structure: (a) logic diagram, (b) minority vote-based architecture, (c) pNML
layout and (d) simulation result.
N. Pathak et al.
2250178-10
12. layout is cost-e±cient, which can be considered as the base of architecture for
planning complex processor. The pitfall of these conventional technologies method
such as QCA and CMOS is that they are utilized more delay. QCA devices are not
operated at room temperature. Based on the literature review, QCA device is di±cult
the device work on room temperature. The proposed CAM architecture, which makes
use of nonmagnetic logic, computes quickly and can be implemented e®ectively at
room temperature, which is advantageous.
Table 4. Performance analysis of the proposed CAM
layout.
3D content addressable memory unit
Total area ¼ 3:556 m2
Critical path delay ¼ 1:679 E7s
Inputs Output Latency (s)
K RW I A O
0 0 0 0 1 3.91 E6
0 0 1 0 0 4.16 E6
0 0 0 1 0 3.91 E6
0 0 1 1 1 3.91 E6
1 X X X 1 3.95 E6
Table 5. Comparison of the proposed CAM design and existing QCA, and
CMOS technologies.
Design technologies Bounded box area
Clock cycle delay
(latency) Technologies
Ref. 11 0.14 m2 — QCA based
Ref. 12 17.54 m2 3 ns CMOS level
Ref. 13 17.46 m2 2.7 ns CMOS level
Ref. 14 232.2 mm2 — CMOS level
Ref. 15 1.73 mm2 — CMOS level
Ref. 16 0.53 mm2 — CMOS level
Ref. 17 0.14 m2 2 QCA based
Ref. 18 0.16 m2 2 QCA based
Ref. 19 0.13 m2 1.75 s QCA based
Ref. 20 0.08 m2 1.5 s QCA based
Ref. 21 0.14 m2 2 s QCA based
Ref. 22 0.11 m2 2 s QCA based
Ref. 23 0.11 m2 2 s QCA based
Ref. 24 0.13 m2 1.75 s QCA based
Ref. 25 0.08 m2 1.5 s QCA based
Ref. 25 0.16 m2 2 s QCA based
Proposed 3.556 m2 16.79 s pNML based
N. Pathak et al.
2250178-12
13. 4. Conclusion
This work proposes a memory unit and match logic gate layout in pNML.
The synthesized content-addressing memory in pNML is cost-e®ective, taking into
account total area, critical path delay and latency. To make the CAM memory
design more robust, minimal latency and area, implementation of the proposed
circuit is chosen with nanomagnetic technology with multilayer pNML method,
which supports great bene¯t in synthesizing robust model of CAM memory. The
total area used by the circuit is 3.556 m2 and critical path delay is 16.79 s.
Therefore, this circuit is highly e±cient in area and delay. The contribution of this
paper advances the CAM memory design by minimal parameters including total
area, critical delay and latency to make the design cost-e±cient. The proposed
CAM architecture can be further extended for processor architectures in a three-
dimensional domain.
References
1. R. L. Stamps et al., The 2014 magnetism roadmap, J. Phys. D Appl. Phys. 47 (2014)
333001.
2. F. Riente, G. Ziemys, C. Mattersdorfer, S. Boche, G. Turvani, W. Raberg, S. Luber and S.
Breitkreutz-V. Gamm, Controlled data storage for non-volatile memory cells embedded
in nano magnetic logic, AIP Adv. 7 (2017) 055910.
3. D. Pala, G. Causapruno, M. Vacca, F. Riente, G. Turvani, M. Graziano and M. Zamboni,
Logic-in-memory architecture made real, in 2015 IEEE Int. Symp. Circuits and Systems
(ISCAS) (IEEE, 2015), pp. 1542–1545.
4. F. Cairo, F. G. Turvani, F. Riente, M. Vacca, S. Breitkreutz-V. Gamm, M. Becherer,
M. Graziano and M. Zamboni, Out-of-plane NML modeling and architectural exploration,
in 2015 IEEE 15th Int. Conf. Nanotechnology (IEEE-NANO) (IEEE, 2015), pp. 1037–
1040.
5. S. Breitkreutz, I. Eichwald, J. Kiermaier, A. Papp, G. Csaba, M. Niemier, W. Porod,
D. Schmitt-Landsiedel and M. Becherer, 1-Bit full adder in perpendicular nanomagnetic
logic using a novel 5-input majority gate, EPJ Web of Conf. 75 (2014) 05001.
6. F. Riente, G. Turvani, M. Vacca, M. R. Roch, M. Zamboni and M. Graziano, ToPoli-
Nano: A CAD tool for nano magnetic logic, IEEE Trans. Comput.-Aid. Des. Integr.
Circuits Syst. 36 (2017) 1061–1074.
7. G. Turvani, F. Riente, E. Plozner, M. Vacca, M. Graziano and S. Breitkreutz-V. Gamm,
A pNML compact model enabling the exploration of 3D architectures, IEEE Trans.
Nanotechnol. 99 (2017) 1.
8. F. Riente, U. Garlando, G. Turvani, M. Vacca, M. R. Roch and M. Graziano, MagCAD:
Tool for the design of 3-D magnetic circuits, IEEE J. Explor. Solid-State Comput. Dev.
Circuits 3 (2017) 65–73.
9. U. Garlando, F. Riente, G. Turvani, A. Ferrara, G. Santoro, M. Vacca and M. Graziano,
Architectural exploration of perpendicular nano magnetic logic based circuits, Integration
63 (2018) 275–282.
10. S. R. Heikalabad, A. H. Navin and M. Hosseinzadeh, Content addressable memory cell in
quantum-dot cellular automata, Microelectronic Eng. 163 (2016) 140–150.
Content Addressable Memory Design in 3D PNML
2250178-13
14. 11. A. Sadoghifar and S. R. Heikalabad, A content-addressable memory structure using
quantum cells in nanotechnology with energy dissipation analysis, Phys. B Condensed
Matter 537 (2018) 202–206.
12. I. Arsovski, T. Chandler and A. Sheikholeslami, A ternary content-addressable memory
(TCAM) based on 4T static storage and including a current-race sensing scheme, IEEE J.
Solid-State Circuits 38 (2003) 155–158.
13. P.-F. Lin and J. B. Kuo, A 1-V 128-kb four-way set-associative CMOS cache memory
using wordline-oriented tag-compare (WLOTC) structure with the content-addressable-
memory (CAM) 10-transistor tag cell, IEEE J. Solid-State Circuits 36 (2001) 666–675.
14. F. Shafai, K. J. Schultz, G. F. Randall Gibson, A. G. Bluschke and D. E. Somppi, Fully
parallel 30-MHz, 2.5-Mb CAM, IEEE J. Solid-State Circuits 33 (1998) 1690–1696.
15. H. Miyatake, M. Tanaka and Y. Mori, A design for high-speed low-power CMOS
fully parallel content-addressable memory macros, IEEE J. Solid-State Circuits 36 (2001)
956–968.
16. C.-S. Lin, J.-C. Chang and B.-D. Liu, A low-power precomputation-based fully parallel
content-addressable memory, IEEE J. Solid-State Circuits 38 (2003) 654–662.
17. S. R. Heikalabad, A. H. Navin and M. Hosseinzadeh, Content addressable memory cell in
quantum-dot cellular automata, Microelectronic Eng. 163 (2016) 140–150.
18. K. Walus, K. A. Vetteth, G. A. Jullien and V. S. Dimitrov, RAM design using quantum-
dot cellular automata, in NanoTechnology Conf., Vol. 2 (2003), pp. 160–163.
19. S. Hashemi and K. Navi, New robust QCA D °ip °op and memory structures, Micro-
electronics J. 43 (2012) 929–940.
20. S. Angizi, S. Sarmadi, S. Sayedsalehi and K. Navi, Design and evaluation of new majority
gate-based RAM cell in quantum-dot cellular automata, Microelectronics J. 46 (2015)
43–51.
21. S. R. Heikalabad, A. H. Navin and M. Hosseinzadeh, Content addressable memory cell in
quantum-dot cellular automata, Microelectronic Eng. 163 (2016) 140–150.
22. A. H. Majeed, M. S. Zainal, E. Alkaldy and D. M. D. Nor, A content-addressable memory
structure using novel majority gate with 5-input in quantum-dot cellular automata, Int.
J. Integrated Eng. 12 (2020) 28–38.
23. M. B. Khosroshahy, M. H. Moaiyeri and K. Navi, Design and evaluation of a 5-input
majority gate-based content-addressable memory cell in quantum-dot cellular automata,
in 2017 19th IEEE Int. Symp. Computer Architecture and Digital Systems (CADS)
(IEEE, 2017), pp. 1–6.
24. S. Hashemi and K. Navi, New robust QCA D °ip °op and memory structures, Micro-
electronics J. 43 (2012) 929–940.
25. S. Angizi, S. Sarmadi, S. Sayedsalehi and K. Navi, Design and evaluation of new majority
gate-based RAM cell in quantum-dot cellular automata, Microelectronics J. 46 (2015)
43–51.
N. Pathak et al.
2250178-14