SlideShare a Scribd company logo
General Certificate of Education Ordinary Level COMPILED BY: ABDUL MOIZ
CAMBRIDGE INTERNATIONAL EXAMINATIONS
COMPUTER STUDIES 2210/1
Logic Gates
Summer 2014 P1 (Q7) ………………………………………………………………………………………………………………………………. 1
Summer 2014 P1 (Q7).....................................................................................................................................1
Specimen 2015 P1 (Q3)...................................................................................................................................4
Summer 2013 P11 (Q10).................................................................................................................................6
Summer 2013 P12 (Q15).................................................................................................................................6
Winter 2012 P12 (Q11)...................................................................................................................................7
Winter 2012 P13 (Q15)...................................................................................................................................8
Summer 2012 P11 (Q12).................................................................................................................................8
Summer 2012 P12 (Q10).................................................................................................................................9
Winter 2011 P11 (Q14).................................................................................................................................10
Summer 2011 P11 (Q10)...............................................................................................................................12
Specimen 2011 P1 (Q11)...............................................................................................................................13
Specimen 2011 P1 (Q12)...............................................................................................................................13
Summer 2014 P1 (Q7)
Q. (a) Draw the logic circuit for the logic statement:
X = 1 if (L is NOT 1 AND F = 1) OR (F is NOT 1 AND A is 1)
Computer-2210 (Bit Pattern) (1) abdul.moiz99@yahoo.com
[5]
(b) Complete the truth table for the above system.
L F A
Working space
X
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
S O L U T I O N:
(a) 1 mark per correct logic gate (accept other gate symbols)
Computer-2210 (Bit Pattern) (2) abdul.moiz99@yahoo.com
L
F X
A
Computer-2210 (Bit Pattern) (3) abdul.moiz99@yahoo.com
Specimen 2015 P1 (Q3)
An alarm, Y, sends a signal (Y = 1) when certain fault conditions in a chemical process are detected. The inputs
are:
Computer-2210 (Bit Pattern) (4) abdul.moiz99@yahoo.com
L F A X
0 0 0 0
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 0
1 1 1 0
The alarm, Y, returns a value of 1 if:
either temperature >= 120o
C AND stirrer bar is OFF
or acidity > 5 AND temperature < 120o
C
(a) Draw the logic circuit for the above system using these logic gates. [5]
Computer-2210 (Bit Pattern) (5) abdul.moiz99@yahoo.com
(b) Complete the truth table for this alarm system. [4]
A T S Y
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
Summer 2013 P11 (Q10)
(a) (i) Complete the truth table for the logic circuit which is made up of NAND gates only. [2]
(ii) What single logic gate has the same function as the above logic circuit? [1]
(b) (i) Complete the truth table for the logic circuit.
(ii) What could replace the whole logic circuit? [1]
Summer 2013 P12 (Q15)
(a) Draw the logic circuit represented by the logic statement:
X = 1 if (B is NOT 1 AND S is NOT 1) OR (P is NOT 1 AND S is 1) [6]
Computer-2210 (Bit Pattern) (6) abdul.moiz99@yahoo.com
b) Complete the truth table for the above logic statement. [4]
Winter 2012 P12 (Q11)
An alarm sounds when certain conditions occur in a nuclear reactor.
The output, X, of a logic circuit that drives the alarm must have a value of 1 if:
either carbon dioxide pressure too low and temperature < = 300°C
or water pressure > 10 bar and temperature > 300°C
The inputs to the system are:
(a) Draw the required logic circuit using AND, OR and NOT gates only. [5]
(b) Complete the truth table for the above system. [4]
P T W X
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
Computer-2210 (Bit Pattern) (7) abdul.moiz99@yahoo.com
Winter 2012 P13 (Q15)
15 (a) Complete the truth table for the following logic circuit: [4]
A B C X
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
(b) The above logic circuit uses AND, OR and NOT gates.
Name another logic gate and complete its truth table. [3]
Name : _______________________________________________
Summer 2012 P11 (Q12)
(a) (i) Complete the truth table for the following logic circuit, which is made up of NAND gates:
Computer-2210 (Bit Pattern) (8) abdul.moiz99@yahoo.com
(ii) What single logic gate has the same function as the above logic circuit? [1]
b) Complete the truth table for the following logic circuit:
A B C X
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
Summer 2012 P12 (Q10)
(a) Complete the truth table for the following logic circuit, which is made up of NAND gates:
A B C X
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
(b) Name two other types of logic gates and complete their associated truth tables:
Computer-2210 (Bit Pattern) (9) abdul.moiz99@yahoo.com
Winter 2011 P11 (Q14)
An alarm, X, gives a signal (i.e. X = 1) when a car fuel injection system gives certain fault conditions.
The inputs are:
The alarm returns a value of 1 if:
Either (i) pressure < 5 bar AND revs > 8000 rpm
or (ii) revs <= 8000 rpm AND temp > 120 °C
(a) Draw the logic circuit for the above system using these logic gates.
(b) Complete the truth table for this alarm system.
P R T X
1 1 1
Computer-2210 (Bit Pattern) (10) abdul.moiz99@yahoo.com
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
Computer-2210 (Bit Pattern) (11) abdul.moiz99@yahoo.com
Summer 2011 P11 (Q10)
(a) Two logic gates are the AND gate and the OR gate. Complete the truth tables for these two gates:
(b) Complete the truth table for the following logic circuit:
A B C X
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
Computer-2210 (Bit Pattern) (12) abdul.moiz99@yahoo.com
Specimen 2011 P1 (Q11)
Draw the truth table for the following logic network: [4]
A B C X
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
Specimen 2011 P1 (Q12)
Draw a logic network and truth table for the following logic problem:
“A sprinkler (S) is ON if
either temperature alarm (T) is ON and cooler alarm (C) is ON
or vent alarm (V) is OFF and cooler alarm (C) is ON” [9]
Working: ____________________________________________________________________
____________________________________________________________________________ [2]
Logic Network:
Truth Table:
T C V S
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
Computer-2210 (Bit Pattern) (13) abdul.moiz99@yahoo.com

More Related Content

What's hot

Edge Trigged Flip Flops
Edge Trigged Flip FlopsEdge Trigged Flip Flops
Edge Trigged Flip Flops
Faizan Janjua
 
Logic Design
Logic DesignLogic Design
Logic Design
Partha_bappa
 
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
JalpaMaheshwari1
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
priyanka bisarya
 
Algorithm and flowchart with pseudo code
Algorithm and flowchart with pseudo codeAlgorithm and flowchart with pseudo code
Algorithm and flowchart with pseudo code
hamza javed
 
Digital logic circuit
Digital logic circuitDigital logic circuit
Digital logic circuit
Ahmedabad Institute of technology
 
Digital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systemsDigital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systems
Imran Waris
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
foyez ahammad
 
Karnaugh map
Karnaugh mapKarnaugh map
Karnaugh map
Vanitha Chandru
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
Rojin Khadka
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
mubashir farooq
 
Boolean Logic
Boolean LogicBoolean Logic
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
Er. Nawaraj Bhandari
 
Register Dld project
Register Dld projectRegister Dld project
Register Dld project
Ahsin Yousaf
 
1's and 2's complement
1's and 2's complement 1's and 2's complement
1's and 2's complement
Shiraz Azeem
 
Fundamental principle of counting- ch 6 - Discrete Mathematics
Fundamental principle of counting- ch 6 - Discrete MathematicsFundamental principle of counting- ch 6 - Discrete Mathematics
Fundamental principle of counting- ch 6 - Discrete Mathematics
Omnia A. Abdullah
 
Binary Arithmetic
Binary ArithmeticBinary Arithmetic
Binary Arithmetic
gavhays
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
Lekashri Subramanian
 
Number system conversion
Number system conversionNumber system conversion
Number system conversion
Kawsar Hamid Sumon
 
Logic gates ppt
Logic gates pptLogic gates ppt
Logic gates ppt
parassini
 

What's hot (20)

Edge Trigged Flip Flops
Edge Trigged Flip FlopsEdge Trigged Flip Flops
Edge Trigged Flip Flops
 
Logic Design
Logic DesignLogic Design
Logic Design
 
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Algorithm and flowchart with pseudo code
Algorithm and flowchart with pseudo codeAlgorithm and flowchart with pseudo code
Algorithm and flowchart with pseudo code
 
Digital logic circuit
Digital logic circuitDigital logic circuit
Digital logic circuit
 
Digital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systemsDigital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systems
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
Karnaugh map
Karnaugh mapKarnaugh map
Karnaugh map
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Boolean Logic
Boolean LogicBoolean Logic
Boolean Logic
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
Register Dld project
Register Dld projectRegister Dld project
Register Dld project
 
1's and 2's complement
1's and 2's complement 1's and 2's complement
1's and 2's complement
 
Fundamental principle of counting- ch 6 - Discrete Mathematics
Fundamental principle of counting- ch 6 - Discrete MathematicsFundamental principle of counting- ch 6 - Discrete Mathematics
Fundamental principle of counting- ch 6 - Discrete Mathematics
 
Binary Arithmetic
Binary ArithmeticBinary Arithmetic
Binary Arithmetic
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
 
Number system conversion
Number system conversionNumber system conversion
Number system conversion
 
Logic gates ppt
Logic gates pptLogic gates ppt
Logic gates ppt
 

Viewers also liked

Vlsi lab viva question with answers
Vlsi lab viva question with answersVlsi lab viva question with answers
Vlsi lab viva question with answers
Ayesha Ambreen
 
simplification of boolean algebra
simplification of boolean algebrasimplification of boolean algebra
simplification of boolean algebra
mayannpolisticoLNU
 
O'levels Computer Science 2210 Syllaybus 2015
O'levels Computer Science 2210 Syllaybus 2015O'levels Computer Science 2210 Syllaybus 2015
O'levels Computer Science 2210 Syllaybus 2015
Tabsheer Hasan
 
OCR GCSE Computing - Binary logic and Truth Tables
OCR GCSE Computing - Binary logic and Truth TablesOCR GCSE Computing - Binary logic and Truth Tables
OCR GCSE Computing - Binary logic and Truth Tables
northernkiwi
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
Gagan Deep
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 
Quiz on Logic Gate
Quiz on Logic GateQuiz on Logic Gate
Quiz on Logic Gate
harman kaur
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
Arriz San Juan
 
Xilinx interview questions and answers
Xilinx interview questions and answersXilinx interview questions and answers
Xilinx interview questions and answers
RyanGiggs99
 
digital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gatesdigital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gates
Imran Waris
 
Ch4 Boolean Algebra And Logic Simplication1
Ch4 Boolean Algebra And Logic Simplication1Ch4 Boolean Algebra And Logic Simplication1
Ch4 Boolean Algebra And Logic Simplication1
Qundeel
 
Logic Gates Presentation
Logic Gates PresentationLogic Gates Presentation
Logic Gates Presentation
nad407
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
Ramasubbu .P
 
Ece interview questions with answers
Ece interview questions with answersEce interview questions with answers
Ece interview questions with answers
manish katara
 
Microprocessors and microcontrollers short answer questions and answers
Microprocessors and microcontrollers short answer questions and answersMicroprocessors and microcontrollers short answer questions and answers
Microprocessors and microcontrollers short answer questions and answers
Abhijith Augustine
 
BCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codesBCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codes
student
 
Closed systems, open systems
Closed systems, open systemsClosed systems, open systems
Closed systems, open systems
robin fay
 
Binary expression tree
Binary expression treeBinary expression tree
Binary expression tree
Shab Bi
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
Rishabha Garg
 
Current Electricity
Current ElectricityCurrent Electricity
Current Electricity
Shafie Sofian
 

Viewers also liked (20)

Vlsi lab viva question with answers
Vlsi lab viva question with answersVlsi lab viva question with answers
Vlsi lab viva question with answers
 
simplification of boolean algebra
simplification of boolean algebrasimplification of boolean algebra
simplification of boolean algebra
 
O'levels Computer Science 2210 Syllaybus 2015
O'levels Computer Science 2210 Syllaybus 2015O'levels Computer Science 2210 Syllaybus 2015
O'levels Computer Science 2210 Syllaybus 2015
 
OCR GCSE Computing - Binary logic and Truth Tables
OCR GCSE Computing - Binary logic and Truth TablesOCR GCSE Computing - Binary logic and Truth Tables
OCR GCSE Computing - Binary logic and Truth Tables
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Quiz on Logic Gate
Quiz on Logic GateQuiz on Logic Gate
Quiz on Logic Gate
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
 
Xilinx interview questions and answers
Xilinx interview questions and answersXilinx interview questions and answers
Xilinx interview questions and answers
 
digital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gatesdigital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gates
 
Ch4 Boolean Algebra And Logic Simplication1
Ch4 Boolean Algebra And Logic Simplication1Ch4 Boolean Algebra And Logic Simplication1
Ch4 Boolean Algebra And Logic Simplication1
 
Logic Gates Presentation
Logic Gates PresentationLogic Gates Presentation
Logic Gates Presentation
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Ece interview questions with answers
Ece interview questions with answersEce interview questions with answers
Ece interview questions with answers
 
Microprocessors and microcontrollers short answer questions and answers
Microprocessors and microcontrollers short answer questions and answersMicroprocessors and microcontrollers short answer questions and answers
Microprocessors and microcontrollers short answer questions and answers
 
BCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codesBCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codes
 
Closed systems, open systems
Closed systems, open systemsClosed systems, open systems
Closed systems, open systems
 
Binary expression tree
Binary expression treeBinary expression tree
Binary expression tree
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Current Electricity
Current ElectricityCurrent Electricity
Current Electricity
 

Similar to Logic Gates O level Past Papers questions

04 comb ex
04 comb ex04 comb ex
04 comb ex
Aravindharamanan S
 
Vlsilab13
Vlsilab13Vlsilab13
Vlsilab13
Krish s
 
Unit 2 - Single Purpose Processors
Unit 2 - Single Purpose ProcessorsUnit 2 - Single Purpose Processors
Unit 2 - Single Purpose Processors
ButtaRajasekhar2
 
Dilo lab
Dilo labDilo lab
Dilo lab
nisafaa
 
eel6935_ch2.pdf
eel6935_ch2.pdfeel6935_ch2.pdf
eel6935_ch2.pdf
Sambasiva62
 
Analysis sequential circuits
Analysis sequential circuitsAnalysis sequential circuits
Analysis sequential circuits
G Subramaniamg
 
Digi qestions
Digi qestionsDigi qestions
Digi qestions
Sasanka1993
 
A109211002 switchingtheoryandlogicdesign1
A109211002 switchingtheoryandlogicdesign1A109211002 switchingtheoryandlogicdesign1
A109211002 switchingtheoryandlogicdesign1
jntuworld
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
Pavan Mukku
 
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Jikrul Sayeed
 
Find all hazards in this circuit. Redesign the circuit as a three-le.pdf
Find all hazards in this circuit.  Redesign the circuit as a three-le.pdfFind all hazards in this circuit.  Redesign the circuit as a three-le.pdf
Find all hazards in this circuit. Redesign the circuit as a three-le.pdf
Arrowdeepak
 
ECE_467_Final_Project_Report
ECE_467_Final_Project_ReportECE_467_Final_Project_Report
ECE_467_Final_Project_Report
Sidharth Kumar
 
Components logic gates
Components   logic gatesComponents   logic gates
Components logic gates
sld1950
 
End of chapter problem 1
End of chapter problem 1End of chapter problem 1
End of chapter problem 1
wkhairil80
 
Instrumentation diagrams
Instrumentation diagramsInstrumentation diagrams
Instrumentation diagrams
Instrumentation Tools
 
Cost Efficient Design of Reversible Adder Circuits for Low Power Applications
Cost Efficient Design of Reversible Adder Circuits for Low Power ApplicationsCost Efficient Design of Reversible Adder Circuits for Low Power Applications
Cost Efficient Design of Reversible Adder Circuits for Low Power Applications
VIT-AP University
 
Mcsl 17 ALP lab manual
Mcsl 17 ALP lab manualMcsl 17 ALP lab manual
Mcsl 17 ALP lab manual
sannnnnnnnnnnnnnnn
 
108EN Electrical and Electronic scienceDesign, Simulation .docx
108EN Electrical and Electronic scienceDesign, Simulation .docx108EN Electrical and Electronic scienceDesign, Simulation .docx
108EN Electrical and Electronic scienceDesign, Simulation .docx
paynetawnya
 
Bds lab 4
Bds lab 4Bds lab 4
Bds lab 4
Poonam Gholap
 
Ecet 340 Education is Power/newtonhelp.com
Ecet 340 Education is Power/newtonhelp.comEcet 340 Education is Power/newtonhelp.com
Ecet 340 Education is Power/newtonhelp.com
amaranthbeg80
 

Similar to Logic Gates O level Past Papers questions (20)

04 comb ex
04 comb ex04 comb ex
04 comb ex
 
Vlsilab13
Vlsilab13Vlsilab13
Vlsilab13
 
Unit 2 - Single Purpose Processors
Unit 2 - Single Purpose ProcessorsUnit 2 - Single Purpose Processors
Unit 2 - Single Purpose Processors
 
Dilo lab
Dilo labDilo lab
Dilo lab
 
eel6935_ch2.pdf
eel6935_ch2.pdfeel6935_ch2.pdf
eel6935_ch2.pdf
 
Analysis sequential circuits
Analysis sequential circuitsAnalysis sequential circuits
Analysis sequential circuits
 
Digi qestions
Digi qestionsDigi qestions
Digi qestions
 
A109211002 switchingtheoryandlogicdesign1
A109211002 switchingtheoryandlogicdesign1A109211002 switchingtheoryandlogicdesign1
A109211002 switchingtheoryandlogicdesign1
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
 
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
 
Find all hazards in this circuit. Redesign the circuit as a three-le.pdf
Find all hazards in this circuit.  Redesign the circuit as a three-le.pdfFind all hazards in this circuit.  Redesign the circuit as a three-le.pdf
Find all hazards in this circuit. Redesign the circuit as a three-le.pdf
 
ECE_467_Final_Project_Report
ECE_467_Final_Project_ReportECE_467_Final_Project_Report
ECE_467_Final_Project_Report
 
Components logic gates
Components   logic gatesComponents   logic gates
Components logic gates
 
End of chapter problem 1
End of chapter problem 1End of chapter problem 1
End of chapter problem 1
 
Instrumentation diagrams
Instrumentation diagramsInstrumentation diagrams
Instrumentation diagrams
 
Cost Efficient Design of Reversible Adder Circuits for Low Power Applications
Cost Efficient Design of Reversible Adder Circuits for Low Power ApplicationsCost Efficient Design of Reversible Adder Circuits for Low Power Applications
Cost Efficient Design of Reversible Adder Circuits for Low Power Applications
 
Mcsl 17 ALP lab manual
Mcsl 17 ALP lab manualMcsl 17 ALP lab manual
Mcsl 17 ALP lab manual
 
108EN Electrical and Electronic scienceDesign, Simulation .docx
108EN Electrical and Electronic scienceDesign, Simulation .docx108EN Electrical and Electronic scienceDesign, Simulation .docx
108EN Electrical and Electronic scienceDesign, Simulation .docx
 
Bds lab 4
Bds lab 4Bds lab 4
Bds lab 4
 
Ecet 340 Education is Power/newtonhelp.com
Ecet 340 Education is Power/newtonhelp.comEcet 340 Education is Power/newtonhelp.com
Ecet 340 Education is Power/newtonhelp.com
 

Recently uploaded

Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
Hitesh Mohapatra
 
Data Control Language.pptx Data Control Language.pptx
Data Control Language.pptx Data Control Language.pptxData Control Language.pptx Data Control Language.pptx
Data Control Language.pptx Data Control Language.pptx
ramrag33
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Sinan KOZAK
 
Certificates - Mahmoud Mohamed Moursi Ahmed
Certificates - Mahmoud Mohamed Moursi AhmedCertificates - Mahmoud Mohamed Moursi Ahmed
Certificates - Mahmoud Mohamed Moursi Ahmed
Mahmoud Morsy
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
kandramariana6
 
Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...
bijceesjournal
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
MDSABBIROJJAMANPAYEL
 
Software Quality Assurance-se412-v11.ppt
Software Quality Assurance-se412-v11.pptSoftware Quality Assurance-se412-v11.ppt
Software Quality Assurance-se412-v11.ppt
TaghreedAltamimi
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
Madan Karki
 
Null Bangalore | Pentesters Approach to AWS IAM
Null Bangalore | Pentesters Approach to AWS IAMNull Bangalore | Pentesters Approach to AWS IAM
Null Bangalore | Pentesters Approach to AWS IAM
Divyanshu
 
Rainfall intensity duration frequency curve statistical analysis and modeling...
Rainfall intensity duration frequency curve statistical analysis and modeling...Rainfall intensity duration frequency curve statistical analysis and modeling...
Rainfall intensity duration frequency curve statistical analysis and modeling...
bijceesjournal
 
Data Driven Maintenance | UReason Webinar
Data Driven Maintenance | UReason WebinarData Driven Maintenance | UReason Webinar
Data Driven Maintenance | UReason Webinar
UReason
 
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdfEngineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
abbyasa1014
 
artificial intelligence and data science contents.pptx
artificial intelligence and data science contents.pptxartificial intelligence and data science contents.pptx
artificial intelligence and data science contents.pptx
GauravCar
 
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
171ticu
 
Mechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdfMechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdf
21UME003TUSHARDEB
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
IJECEIAES
 
ITSM Integration with MuleSoft.pptx
ITSM  Integration with MuleSoft.pptxITSM  Integration with MuleSoft.pptx
ITSM Integration with MuleSoft.pptx
VANDANAMOHANGOUDA
 
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student MemberIEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
VICTOR MAESTRE RAMIREZ
 
cnn.pptx Convolutional neural network used for image classication
cnn.pptx Convolutional neural network used for image classicationcnn.pptx Convolutional neural network used for image classication
cnn.pptx Convolutional neural network used for image classication
SakkaravarthiShanmug
 

Recently uploaded (20)

Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
 
Data Control Language.pptx Data Control Language.pptx
Data Control Language.pptx Data Control Language.pptxData Control Language.pptx Data Control Language.pptx
Data Control Language.pptx Data Control Language.pptx
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
 
Certificates - Mahmoud Mohamed Moursi Ahmed
Certificates - Mahmoud Mohamed Moursi AhmedCertificates - Mahmoud Mohamed Moursi Ahmed
Certificates - Mahmoud Mohamed Moursi Ahmed
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
 
Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
 
Software Quality Assurance-se412-v11.ppt
Software Quality Assurance-se412-v11.pptSoftware Quality Assurance-se412-v11.ppt
Software Quality Assurance-se412-v11.ppt
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
 
Null Bangalore | Pentesters Approach to AWS IAM
Null Bangalore | Pentesters Approach to AWS IAMNull Bangalore | Pentesters Approach to AWS IAM
Null Bangalore | Pentesters Approach to AWS IAM
 
Rainfall intensity duration frequency curve statistical analysis and modeling...
Rainfall intensity duration frequency curve statistical analysis and modeling...Rainfall intensity duration frequency curve statistical analysis and modeling...
Rainfall intensity duration frequency curve statistical analysis and modeling...
 
Data Driven Maintenance | UReason Webinar
Data Driven Maintenance | UReason WebinarData Driven Maintenance | UReason Webinar
Data Driven Maintenance | UReason Webinar
 
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdfEngineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
 
artificial intelligence and data science contents.pptx
artificial intelligence and data science contents.pptxartificial intelligence and data science contents.pptx
artificial intelligence and data science contents.pptx
 
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
 
Mechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdfMechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdf
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
 
ITSM Integration with MuleSoft.pptx
ITSM  Integration with MuleSoft.pptxITSM  Integration with MuleSoft.pptx
ITSM Integration with MuleSoft.pptx
 
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student MemberIEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
 
cnn.pptx Convolutional neural network used for image classication
cnn.pptx Convolutional neural network used for image classicationcnn.pptx Convolutional neural network used for image classication
cnn.pptx Convolutional neural network used for image classication
 

Logic Gates O level Past Papers questions

  • 1. General Certificate of Education Ordinary Level COMPILED BY: ABDUL MOIZ CAMBRIDGE INTERNATIONAL EXAMINATIONS COMPUTER STUDIES 2210/1 Logic Gates Summer 2014 P1 (Q7) ………………………………………………………………………………………………………………………………. 1 Summer 2014 P1 (Q7).....................................................................................................................................1 Specimen 2015 P1 (Q3)...................................................................................................................................4 Summer 2013 P11 (Q10).................................................................................................................................6 Summer 2013 P12 (Q15).................................................................................................................................6 Winter 2012 P12 (Q11)...................................................................................................................................7 Winter 2012 P13 (Q15)...................................................................................................................................8 Summer 2012 P11 (Q12).................................................................................................................................8 Summer 2012 P12 (Q10).................................................................................................................................9 Winter 2011 P11 (Q14).................................................................................................................................10 Summer 2011 P11 (Q10)...............................................................................................................................12 Specimen 2011 P1 (Q11)...............................................................................................................................13 Specimen 2011 P1 (Q12)...............................................................................................................................13 Summer 2014 P1 (Q7) Q. (a) Draw the logic circuit for the logic statement: X = 1 if (L is NOT 1 AND F = 1) OR (F is NOT 1 AND A is 1) Computer-2210 (Bit Pattern) (1) abdul.moiz99@yahoo.com
  • 2. [5] (b) Complete the truth table for the above system. L F A Working space X 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 S O L U T I O N: (a) 1 mark per correct logic gate (accept other gate symbols) Computer-2210 (Bit Pattern) (2) abdul.moiz99@yahoo.com L F X A
  • 3. Computer-2210 (Bit Pattern) (3) abdul.moiz99@yahoo.com
  • 4. Specimen 2015 P1 (Q3) An alarm, Y, sends a signal (Y = 1) when certain fault conditions in a chemical process are detected. The inputs are: Computer-2210 (Bit Pattern) (4) abdul.moiz99@yahoo.com L F A X 0 0 0 0 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 0 1 1 1 0
  • 5. The alarm, Y, returns a value of 1 if: either temperature >= 120o C AND stirrer bar is OFF or acidity > 5 AND temperature < 120o C (a) Draw the logic circuit for the above system using these logic gates. [5] Computer-2210 (Bit Pattern) (5) abdul.moiz99@yahoo.com
  • 6. (b) Complete the truth table for this alarm system. [4] A T S Y 1 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 Summer 2013 P11 (Q10) (a) (i) Complete the truth table for the logic circuit which is made up of NAND gates only. [2] (ii) What single logic gate has the same function as the above logic circuit? [1] (b) (i) Complete the truth table for the logic circuit. (ii) What could replace the whole logic circuit? [1] Summer 2013 P12 (Q15) (a) Draw the logic circuit represented by the logic statement: X = 1 if (B is NOT 1 AND S is NOT 1) OR (P is NOT 1 AND S is 1) [6] Computer-2210 (Bit Pattern) (6) abdul.moiz99@yahoo.com
  • 7. b) Complete the truth table for the above logic statement. [4] Winter 2012 P12 (Q11) An alarm sounds when certain conditions occur in a nuclear reactor. The output, X, of a logic circuit that drives the alarm must have a value of 1 if: either carbon dioxide pressure too low and temperature < = 300°C or water pressure > 10 bar and temperature > 300°C The inputs to the system are: (a) Draw the required logic circuit using AND, OR and NOT gates only. [5] (b) Complete the truth table for the above system. [4] P T W X 1 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 Computer-2210 (Bit Pattern) (7) abdul.moiz99@yahoo.com
  • 8. Winter 2012 P13 (Q15) 15 (a) Complete the truth table for the following logic circuit: [4] A B C X 1 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 (b) The above logic circuit uses AND, OR and NOT gates. Name another logic gate and complete its truth table. [3] Name : _______________________________________________ Summer 2012 P11 (Q12) (a) (i) Complete the truth table for the following logic circuit, which is made up of NAND gates: Computer-2210 (Bit Pattern) (8) abdul.moiz99@yahoo.com
  • 9. (ii) What single logic gate has the same function as the above logic circuit? [1] b) Complete the truth table for the following logic circuit: A B C X 1 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 Summer 2012 P12 (Q10) (a) Complete the truth table for the following logic circuit, which is made up of NAND gates: A B C X 1 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 (b) Name two other types of logic gates and complete their associated truth tables: Computer-2210 (Bit Pattern) (9) abdul.moiz99@yahoo.com
  • 10. Winter 2011 P11 (Q14) An alarm, X, gives a signal (i.e. X = 1) when a car fuel injection system gives certain fault conditions. The inputs are: The alarm returns a value of 1 if: Either (i) pressure < 5 bar AND revs > 8000 rpm or (ii) revs <= 8000 rpm AND temp > 120 °C (a) Draw the logic circuit for the above system using these logic gates. (b) Complete the truth table for this alarm system. P R T X 1 1 1 Computer-2210 (Bit Pattern) (10) abdul.moiz99@yahoo.com
  • 11. 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 Computer-2210 (Bit Pattern) (11) abdul.moiz99@yahoo.com
  • 12. Summer 2011 P11 (Q10) (a) Two logic gates are the AND gate and the OR gate. Complete the truth tables for these two gates: (b) Complete the truth table for the following logic circuit: A B C X 1 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 Computer-2210 (Bit Pattern) (12) abdul.moiz99@yahoo.com
  • 13. Specimen 2011 P1 (Q11) Draw the truth table for the following logic network: [4] A B C X 1 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 Specimen 2011 P1 (Q12) Draw a logic network and truth table for the following logic problem: “A sprinkler (S) is ON if either temperature alarm (T) is ON and cooler alarm (C) is ON or vent alarm (V) is OFF and cooler alarm (C) is ON” [9] Working: ____________________________________________________________________ ____________________________________________________________________________ [2] Logic Network: Truth Table: T C V S 1 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 1 0 0 0 1 0 0 0 Computer-2210 (Bit Pattern) (13) abdul.moiz99@yahoo.com