SlideShare a Scribd company logo
1MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Introduction to Logic Gates
• Logical gates
– Inverter
– AND
– OR
– NAND
– NOR
– Exclusive OR (XOR)
– Exclusive NOR (XNOR)
• Draw Logic Circuit
• Analysis of Logic Circuit
2MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Introduction to Logic Gates
• Universal gates NAND and NOR
– NAND gate
– NOR gate
• Execution using NAND gate
• Execution using NOR gate
• Positive & Negative Logic
• SOP Expression Execution
• POS Expression Execution
• Integrated Logic Circuit Family
3MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
4MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• Inverter gate
• The use of inverter: complement
5MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• AND gate
6MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• OR gate
7MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• NAND gate
8MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• NOR gate
9MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• Exclusive OR (XOR) gate
10MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• Exclusive NOR (XNOR) gate
11MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Draw Logic Gates
• When Boolean expression is obtained, we
can draw logic gates
• Example:
– F1 = xyz’ (use three input AND gate)
12MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Draw Logic Gates
13MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Circuit Analysis
• When logic circuit is given, we can analyze
the circuit to obtain logical expression
• Example:
– What is the Boolean expression for F4
14MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Circuit Analysis
• What is the Boolean expression for F5
15MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Universal Gates: NAND & NOR
• Gate AND/OR/NOT is enough to build any
Boolean function
• Even though, other gates is also used because:
– Very useful (no choice)
– Save transistor’s number
– Self sufficient (can build any gate from it)
NAND/NOR: save, self sufficient
XOR: useful (e.g. execute parity bit)
16MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
NAND Gate
• NAND gate is self sufficient (i.e.can build
any gate from it)
• Can be used for building AND/OR/NOT
gate
• Build NOT gate using NAND gate
17MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
NAND Gate
• Build AND gate using NAND gates
• Build OR gate using NAND gates
18MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
NOR Gate
• NOR gate is also self sufficient
• Can be used for building AND/OR/NOT
gate
• Build NOT gate using NOR gate
19MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
NOR Gate
• Build AND gate using NOR gates
• Build OR gate using NOR gates
20MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Build using NAND gate
• It is not impossible to build Boolean
expression using NAND gates
Steps
– Obtain sum-of-product Boolean expression
• E.g: F3 = xy’ +x’z
– Use DeMorgan theorem to get expression using
two level NAND gate
• E.g: F3 = xy’ +x’z
= (xy’+x’z)”
= ((xy’)’.(x’z)’)’
21MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Build using NAND gate
22MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Build using NOR gate
• It is not impossible to build Boolean
expression using NOR gates
Steps
– Obtain product-of-sum Boolean expression
• E.g: F6 = (x+y’).(x’+z)
– Use DeMorgan theorem to get expression using
two level NAND gate
• E.g: F3 = (x+y’).(x’+z)
=((x+y’).(x’+z))’’
= ((x+y’)+(x’+z)’)’
23MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Build using NOR gate
24MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Positive & Negative Logic
• In logic gate, most of the time
– H (High Voltage, 5V) = logic 1
– L (Low Voltage, 0V) = logic 0
• This is called positive logic
• However, if it is inverted, it is negative logic
– H (High Voltage, 5V) = logic 0
– L (Low Voltage, 0V) = logic 1
• Depends, some similar gate need different
Boolean function
25MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Positive & Negative Logic
• Signal which is set to logic 1 is said to be
active and true
• Signal which is set to logic 0 is said to be
not active and false
• The name of active high signal is always
written in non-compliment form
• The name of active low signal is always
written in non-compliment form
26MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Positive & Negative Logic
27MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Construction of SOP Expression
• Sum-of-product expression can be built
using
– Two level logic gate AND-OR
– Two level logic gate AND-NOT
• Logic AND-OR gate
28MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Construction of SOP Expression
• NAND-NAND circuit (with transformation
circuit)
– Add two balls
– Change OR with NAND
with inverted input and ball
on it’s compliment input
29MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Construction of POS Expression
• Product-of-sum expression can be built
using
– Two level logic gate AND-OR
– Two level logic gate AND-NOT
• Logic AND-OR gate
30MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Construction of POS Expression
• NOR-NOR circuit (with transformation
circuit)
– Add two balls
– Change AND with NOR
with inverted input and ball
on it’s compliment input
 
 
 
”:

More Related Content

What's hot

multiplexers and demultiplexers
 multiplexers and demultiplexers multiplexers and demultiplexers
multiplexers and demultiplexers
Unsa Shakir
 
Nand gate
Nand gateNand gate
Nand gate
hepzijustin
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
gourav kottawar
 
Logic gate
Logic gateLogic gate
Logic gate
Nazim Naeem
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
Kaushal Shah
 
Nand and nor
Nand and norNand and nor
Nand and nor
Zahida Pervaiz
 
Parity generator & checker
Parity generator & checkerParity generator & checker
Parity generator & checker
DEPARTMENT OF PHYSICS
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
DrSonali Vyas
 
Basic Logic gates
Basic Logic gatesBasic Logic gates
Basic Logic gates
Nong Aquino jr.
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
Maryala Srinivas
 
Logic gates
Logic gatesLogic gates
Logic gates
GayithriM2
 
Synchronous counters
Synchronous countersSynchronous counters
Synchronous countersLee Diaz
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gatesKumar
 
Flipflop
FlipflopFlipflop
Flipflop
sohamdodia27
 
Verilog Test Bench
Verilog Test BenchVerilog Test Bench
Verilog Test Bench
Dr.YNM
 
SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
kumari36
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
Dhwanil Champaneria
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
Jamnas Mundakkutty A
 
Verilog Tasks and functions
Verilog Tasks and functionsVerilog Tasks and functions
Verilog Tasks and functions
Vinchipsytm Vlsitraining
 

What's hot (20)

multiplexers and demultiplexers
 multiplexers and demultiplexers multiplexers and demultiplexers
multiplexers and demultiplexers
 
Nand gate
Nand gateNand gate
Nand gate
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
Logic gate
Logic gateLogic gate
Logic gate
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdl
 
Nand and nor
Nand and norNand and nor
Nand and nor
 
Parity generator & checker
Parity generator & checkerParity generator & checker
Parity generator & checker
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Basic Logic gates
Basic Logic gatesBasic Logic gates
Basic Logic gates
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Synchronous counters
Synchronous countersSynchronous counters
Synchronous counters
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gates
 
Flipflop
FlipflopFlipflop
Flipflop
 
Verilog Test Bench
Verilog Test BenchVerilog Test Bench
Verilog Test Bench
 
SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Verilog Tasks and functions
Verilog Tasks and functionsVerilog Tasks and functions
Verilog Tasks and functions
 

Similar to Logic Gates

Universal logic Gate ppt for digital logic design
Universal logic Gate ppt for digital logic designUniversal logic Gate ppt for digital logic design
Universal logic Gate ppt for digital logic design
HODECEDSIET
 
Universal Gate ppt to design digital logic circuit
Universal Gate ppt to design digital logic circuitUniversal Gate ppt to design digital logic circuit
Universal Gate ppt to design digital logic circuit
HODECEDSIET
 
LOGICAL_GATES_priyansh_singhal.pdf
LOGICAL_GATES_priyansh_singhal.pdfLOGICAL_GATES_priyansh_singhal.pdf
LOGICAL_GATES_priyansh_singhal.pdf
MeghaChauhan75
 
LOGICAL GATES mayank chauhan.pdf
LOGICAL GATES mayank chauhan.pdfLOGICAL GATES mayank chauhan.pdf
LOGICAL GATES mayank chauhan.pdf
MeghaChauhan75
 
Logic gates
Logic gatesLogic gates
Logic gates
Logic gatesLogic gates
Chapter 3_Logic Gates (EEEg4302).pdf
Chapter 3_Logic Gates (EEEg4302).pdfChapter 3_Logic Gates (EEEg4302).pdf
Chapter 3_Logic Gates (EEEg4302).pdf
TamiratDejene1
 
Universal logic gate
Universal logic gateUniversal logic gate
Universal logic gate
sana younas
 

Similar to Logic Gates (8)

Universal logic Gate ppt for digital logic design
Universal logic Gate ppt for digital logic designUniversal logic Gate ppt for digital logic design
Universal logic Gate ppt for digital logic design
 
Universal Gate ppt to design digital logic circuit
Universal Gate ppt to design digital logic circuitUniversal Gate ppt to design digital logic circuit
Universal Gate ppt to design digital logic circuit
 
LOGICAL_GATES_priyansh_singhal.pdf
LOGICAL_GATES_priyansh_singhal.pdfLOGICAL_GATES_priyansh_singhal.pdf
LOGICAL_GATES_priyansh_singhal.pdf
 
LOGICAL GATES mayank chauhan.pdf
LOGICAL GATES mayank chauhan.pdfLOGICAL GATES mayank chauhan.pdf
LOGICAL GATES mayank chauhan.pdf
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Chapter 3_Logic Gates (EEEg4302).pdf
Chapter 3_Logic Gates (EEEg4302).pdfChapter 3_Logic Gates (EEEg4302).pdf
Chapter 3_Logic Gates (EEEg4302).pdf
 
Universal logic gate
Universal logic gateUniversal logic gate
Universal logic gate
 

More from Ramasubbu .P

radar
radarradar
Press
PressPress
Milling 2
Milling 2Milling 2
Milling 2
Ramasubbu .P
 
MIlling 1
MIlling 1MIlling 1
MIlling 1
Ramasubbu .P
 
Drillings
DrillingsDrillings
Drillings
Ramasubbu .P
 
Holding
HoldingHolding
Holding
Ramasubbu .P
 
Saftey
SafteySaftey
Saftey
Ramasubbu .P
 
Harvesting
HarvestingHarvesting
Harvesting
Ramasubbu .P
 
Plough
PloughPlough
Plough
Ramasubbu .P
 
Tractor PTO
Tractor PTOTractor PTO
Tractor PTO
Ramasubbu .P
 
Tractor Components
Tractor ComponentsTractor Components
Tractor Components
Ramasubbu .P
 
MSAT
MSATMSAT
GPS
GPSGPS
RTOS
RTOSRTOS
Virus
VirusVirus
Hacker
HackerHacker
Hacker
Ramasubbu .P
 
RAID CONCEPT
RAID CONCEPTRAID CONCEPT
RAID CONCEPT
Ramasubbu .P
 
Network Security
Network SecurityNetwork Security
Network Security
Ramasubbu .P
 
Timer
TimerTimer

More from Ramasubbu .P (20)

radar
radarradar
radar
 
Press
PressPress
Press
 
Milling 2
Milling 2Milling 2
Milling 2
 
MIlling 1
MIlling 1MIlling 1
MIlling 1
 
Drillings
DrillingsDrillings
Drillings
 
Holding
HoldingHolding
Holding
 
Saftey
SafteySaftey
Saftey
 
Harvesting
HarvestingHarvesting
Harvesting
 
Plough
PloughPlough
Plough
 
Tractor PTO
Tractor PTOTractor PTO
Tractor PTO
 
Tractor Components
Tractor ComponentsTractor Components
Tractor Components
 
MSAT
MSATMSAT
MSAT
 
GPS
GPSGPS
GPS
 
RTOS
RTOSRTOS
RTOS
 
Virus
VirusVirus
Virus
 
Hacker
HackerHacker
Hacker
 
Denail of Service
Denail of ServiceDenail of Service
Denail of Service
 
RAID CONCEPT
RAID CONCEPTRAID CONCEPT
RAID CONCEPT
 
Network Security
Network SecurityNetwork Security
Network Security
 
Timer
TimerTimer
Timer
 

Recently uploaded

Marketing internship report file for MBA
Marketing internship report file for MBAMarketing internship report file for MBA
Marketing internship report file for MBA
gb193092
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
timhan337
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
Jisc
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
heathfieldcps1
 
Group Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana BuscigliopptxGroup Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana Buscigliopptx
ArianaBusciglio
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Atul Kumar Singh
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
Peter Windle
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBCSTRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
kimdan468
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
Celine George
 
A Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptxA Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptx
thanhdowork
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
Scholarhat
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 

Recently uploaded (20)

Marketing internship report file for MBA
Marketing internship report file for MBAMarketing internship report file for MBA
Marketing internship report file for MBA
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
 
Group Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana BuscigliopptxGroup Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana Buscigliopptx
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBCSTRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
 
A Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptxA Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptx
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 

Logic Gates

  • 1. 1MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Introduction to Logic Gates • Logical gates – Inverter – AND – OR – NAND – NOR – Exclusive OR (XOR) – Exclusive NOR (XNOR) • Draw Logic Circuit • Analysis of Logic Circuit
  • 2. 2MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Introduction to Logic Gates • Universal gates NAND and NOR – NAND gate – NOR gate • Execution using NAND gate • Execution using NOR gate • Positive & Negative Logic • SOP Expression Execution • POS Expression Execution • Integrated Logic Circuit Family
  • 3. 3MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates
  • 4. 4MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • Inverter gate • The use of inverter: complement
  • 5. 5MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • AND gate
  • 6. 6MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • OR gate
  • 7. 7MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • NAND gate
  • 8. 8MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • NOR gate
  • 9. 9MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • Exclusive OR (XOR) gate
  • 10. 10MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • Exclusive NOR (XNOR) gate
  • 11. 11MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Draw Logic Gates • When Boolean expression is obtained, we can draw logic gates • Example: – F1 = xyz’ (use three input AND gate)
  • 12. 12MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Draw Logic Gates
  • 13. 13MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Circuit Analysis • When logic circuit is given, we can analyze the circuit to obtain logical expression • Example: – What is the Boolean expression for F4
  • 14. 14MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Circuit Analysis • What is the Boolean expression for F5
  • 15. 15MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Universal Gates: NAND & NOR • Gate AND/OR/NOT is enough to build any Boolean function • Even though, other gates is also used because: – Very useful (no choice) – Save transistor’s number – Self sufficient (can build any gate from it) NAND/NOR: save, self sufficient XOR: useful (e.g. execute parity bit)
  • 16. 16MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NAND Gate • NAND gate is self sufficient (i.e.can build any gate from it) • Can be used for building AND/OR/NOT gate • Build NOT gate using NAND gate
  • 17. 17MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NAND Gate • Build AND gate using NAND gates • Build OR gate using NAND gates
  • 18. 18MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NOR Gate • NOR gate is also self sufficient • Can be used for building AND/OR/NOT gate • Build NOT gate using NOR gate
  • 19. 19MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NOR Gate • Build AND gate using NOR gates • Build OR gate using NOR gates
  • 20. 20MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NAND gate • It is not impossible to build Boolean expression using NAND gates Steps – Obtain sum-of-product Boolean expression • E.g: F3 = xy’ +x’z – Use DeMorgan theorem to get expression using two level NAND gate • E.g: F3 = xy’ +x’z = (xy’+x’z)” = ((xy’)’.(x’z)’)’
  • 21. 21MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NAND gate
  • 22. 22MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NOR gate • It is not impossible to build Boolean expression using NOR gates Steps – Obtain product-of-sum Boolean expression • E.g: F6 = (x+y’).(x’+z) – Use DeMorgan theorem to get expression using two level NAND gate • E.g: F3 = (x+y’).(x’+z) =((x+y’).(x’+z))’’ = ((x+y’)+(x’+z)’)’
  • 23. 23MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NOR gate
  • 24. 24MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Positive & Negative Logic • In logic gate, most of the time – H (High Voltage, 5V) = logic 1 – L (Low Voltage, 0V) = logic 0 • This is called positive logic • However, if it is inverted, it is negative logic – H (High Voltage, 5V) = logic 0 – L (Low Voltage, 0V) = logic 1 • Depends, some similar gate need different Boolean function
  • 25. 25MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Positive & Negative Logic • Signal which is set to logic 1 is said to be active and true • Signal which is set to logic 0 is said to be not active and false • The name of active high signal is always written in non-compliment form • The name of active low signal is always written in non-compliment form
  • 26. 26MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Positive & Negative Logic
  • 27. 27MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Construction of SOP Expression • Sum-of-product expression can be built using – Two level logic gate AND-OR – Two level logic gate AND-NOT • Logic AND-OR gate
  • 28. 28MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Construction of SOP Expression • NAND-NAND circuit (with transformation circuit) – Add two balls – Change OR with NAND with inverted input and ball on it’s compliment input
  • 29. 29MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Construction of POS Expression • Product-of-sum expression can be built using – Two level logic gate AND-OR – Two level logic gate AND-NOT • Logic AND-OR gate
  • 30. 30MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Construction of POS Expression • NOR-NOR circuit (with transformation circuit) – Add two balls – Change AND with NOR with inverted input and ball on it’s compliment input       ”: