SlideShare a Scribd company logo
Boolean Algebra
‘An algebra of Logic’
Prepared by:
Manish Kumar, Master(Comp. Sc.)
Sainik School Gopalganj
Introduction
 Developed by English Mathematician
George Boole in between 1815 -
1864.
 It is described as an algebra of logic
or an algebra of two values i.e True
or False.
 The term logic means a statement
having binary decisions i.e True/Yes
or False/No.
Application of Boolean algebra
 It is used to perform the logical operations
in digital computer.
 In digital computer True represent by ‘1’
(high volt) and False represent by ‘0’ (low
volt)
 Logical operations are performed by logical
operators. The fundamental logical
operators are:
1. AND (conjunction)
2. OR (disjunction)
3. NOT (negation/complement)
AND operator
 It performs logical multiplication and
denoted by (.) dot.
X Y X.Y
0 0 0
0 1 0
1 0 0
1 1 1
OR operator
 It performs logical addition and
denoted by (+) plus.
X Y X+Y
0 0 0
0 1 1
1 0 1
1 1 1
NOT operator
 It performs logical negation and
denoted by (-) bar. It operates on
single variable.
X X (means complement of x)
0 1
1 0
Truth Table
 Truth table is a table that contains all
possible values of logical
variables/statements in a Boolean
expression.
No. of possible combination =
2n
, where n=number of variables used in
a Boolean expression.
Truth Table
 The truth table for XY + Z is as
follows:
Dec X Y Z XY XY+Z
0 0 0 0 0 0
1 0 0 1 0 1
2 0 1 0 0 0
3 0 1 1 0 1
4 1 0 0 0 0
5 1 0 1 0 1
6 1 1 0 1 1
7 1 1 1 1 1
Tautology & Fallacy
 If the output of Booean expression is
always True or 1 is called Tautology.
 If the output of Boolean expression is
always False or 0 is called Fallacy.
P P’ output (PVP’) output (PΛP’)
0 1 1 0
1 0 1 0
PVP’ is Tautology and PΛP’ is Fallacy
Exercise
1. Evaluate the following Boolean
expression using Truth Table.
(a) X’Y’+X’Y (b) X’YZ’+XY’
(c) XY’(Z+YZ’)+Z’
2. Verify that P+(PQ)’ is a Tautology.
3. Verify that (X+Y)’=X’Y’
Implementation
 Boolean Algebra applied in computers
electronic circuits. These circuits
perform Boolean operations and
these are called logic circuits or logic
gates.
Logic Gate
 A gate is an digital circuit which operates
on one or more signals and produce single
output.
 Gates are digital circuits because the input
and output signals are denoted by either
1(high voltage) or 0(low voltage).
 Three type of gates are as under:
1. AND gate
2. OR gate
3. NOT gate
AND gate
 The AND gate is an electronic circuit that
gives a high output (1) only if all its inputs
are high.
 AND gate takes two or more input signals
and produce only one output signal.
Input
A
Input
B
Output
AB
0 0 0
0 1 0
1 0 0
1 1 1
OR gate
 The OR gate is an electronic circuit that
gives a high output (1) if one or more of its
inputs are high.
 OR gate also takes two or more input
signals and produce only one output signal.
Input
A
Input
B
Output
A+B
0 0 0
0 1 1
1 0 1
1 1 1
NOT gate
 The NOT gate is an electronic circuit that gives a
high output (1) if its input is low .
 NOT gate takes only one input signal and produce
only one output signal.
 The output of NOT gate is complement of its input.
 It is also called inverter.
Input A Output A
0 1
1 0
Principal of Duality
In Boolean algebras the duality
Principle can be is obtained by
interchanging AND and OR operators
and replacing 0's by 1's and 1's by
0's. Compare the identities on the
left side with the identities on the
right.
Example
A+1 = 1 then A.0 = 0
Basic Theorem of Boolean
Algebra
T1 : Properties of 0
(a) 0 + A = A
(b) 0 A = 0
T2 : Properties of 1
(a) 1 + A = 1
(b) 1 A = A
Basic Theorem of Boolean
Algebra
T3 : Commutative Law
(a) A + B = B + A
(b) A B = B A
T4 : Associate Law
(a) (A + B) + C = A + (B + C)
(b) (A B) C = A (B C)
T5 : Distributive Law
(a) A (B + C) = A B + A C
(b) A + (B C) = (A + B) (A + C)
(c) A+A’B = A+B
Basic Theorem of Boolean
Algebra
T6 : Indempotence (Identity ) Law
(a) A + A = A
(b) A A = A
T7 : Absorption (Redundance) Law
(a) A + A B = A
(b) A (A + B) = A
Basic Theorem of Boolean
Algebra
T8 : Complementary Law
(a) X+X’=1
(b) X.X’=0
T9 : Involution
(a) x’’ = x
T10 : De Morgan's Theorem
(a) (X+Y)’=X’.Y’
(b) (X.Y)’=X’+Y’
Exercise
Q 1. State & Verify De Morgan's Law by
using truth table and algebraically.
Q 2. State and verify distributive law.
Q 3. Draw a logic diagram for the
following expression:
(a) ab+b’c+c’a’
(b) (a+b).(a+b’).c
Representation of Boolean
expression
Boolean expression can be
represented by either
(i)Sum of Product( SOP) form or
(ii)Product of Sum (POS form)
e.g.
AB+AC  SOP
(A+B)(A+C)  POS
In above examples both are in SOP and POS respectively
but they are not in Standard SOP and POS.
Canonical form of Boolean
Expression (Standard form)
 In standard SOP and POS each term of
Boolean expression must contain all the
literals (with and without bar) that has
been used in Boolean expression.
 If the above condition is satisfied by the
Boolean expression, that expression is
called Canonical form of Boolean
expression.
Canonical form of Boolean
Expression (Standard form) Contd..
In Boolean expression AB+AC the
literal C is mission in the 1st
term
AB and B is mission in 2nd
term
AC. That is why AB+AC is not a
Canonical SOP.
Canonical form of Boolean
Expression (Standard form) Contd..
Convert AB+AC in Canonical SOP
(Standard SOP)
Sol. AB + AC
AB(C+C’) + AC(B+B’)
ABC+ABC’+ABC+AB’C
ABC+ABC’+AB’C
Distributive law
Canonical form of Boolean
Expression (Standard form) Contd..
Convert (A+B)(A+C) in Canonical
SOP (Standard SOP)
Sol. (A+B).(A+C)
(A+B)+(C.C’) . (A+C)+(B.B’)
(A+B+C).(A+B+C’).(A+B+C)(A+B’+C)
(A+B+C).(A+B+C’)(A+B’+C)
Distributive law
Remove duplicates
Canonical form of Boolean
Expression (Standard form) Contd..
Minterm and Maxterm
Individual term of Canonical Sum of Products
(SOP) is called Minterm. In otherwords minterm
is a product of all the literals (with or without
bar) within the Boolean expression.
Individual term of Canonical Products of Sum
(POS) is called Maxterm. In otherwords
maxterm is a sum of all the literals (with or
without bar) within the Boolean expression.
Minterms & Maxterms for 2 variables
(Derivation of Boolean function from
Truth Table)
x y Index Minterm Maxterm
0 0 0 m0 = x’ y’ M0 = x + y
0 1 1 m1 = x’ y M1 = x + y’
1 0 2 m2 = x y’ M2 = x’ + y
1 1 3 m3 = x y M3 = x’ + y’
The minterm mi should evaluate to 1 for
each combination of x and y.
The maxterm is the complement of the
minterm
Minterms & Maxterms for 3
variables
Maxterm Mi is the complement of minterm mi
Mi = mi and mi = Mi
M3 = x + y + zm3 = x y z3110
M4 = x + y + zm4 = x y z4001
M5 = x + y + zm5 = x y z5101
M6 = x + y + zm6 = x y z6011
1
1
0
0
y
1
0
0
0
x
1
0
1
0
z
M7 = x + y + zm7 = x y z7
M2 = x + y + zm2 = x y z2
M1 = x + y + zm1 = x y z1
M0 = x + y + zm0 = x y z0
MaxtermMintermIndex
M3 = x + y + zm3 = x y z3110
M4 = x + y + zm4 = x y z4001
M5 = x + y + zm5 = x y z5101
M6 = x + y + zm6 = x y z6011
1
1
0
0
y
1
0
0
0
x
1
0
1
0
z
M7 = x + y + zm7 = x y z7
M2 = x + y + zm2 = x y z2
M1 = x + y + zm1 = x y z1
M0 = x + y + zm0 = x y z0
MaxtermMintermIndex
Solved Problem
Prob. Find the minterm designation of
XY’Z’
Sol. Subsitute 1’s for non barred and
0’s for barred letters
Binary equivalent = 100
Decimal equivalent = 4
Thus XY’Z’=m4
Purpose of the Index
 Minterms and Maxterms are designated with an index
 The index number corresponds to a binary pattern
 The index for the minterm or maxterm, expressed as
a binary number, is used to determine whether the
variable is shown in the true or complemented form
 For Minterms:
 ‘1’ means the variable is “Not Complemented” and
 ‘0’ means the variable is “Complemented”.
 For Maxterms:
 ‘0’ means the variable is “Not Complemented” and
 ‘1’ means the variable is “Complemented”.
Solved Problem
Sum of minterms of entries that evaluate to ‘1’
x y z F Minterm
0 0 0 0
0 0 1 1 m1 = x’ y’ z
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 1 m6 = x y z’
1 1 1 1 m7 = x y z
F = m1 + m6 + m7 = ∑ (1, 6, 7) = x y z + x y z + x y z
Focus on the
‘1’ entries
Write SOP form of a Boolean Function F, Which is
represented by the following truth table.
Exercise
1. Write POS form of a Boolean Function F, Which is
represented by the following truth table
x y z F
0 0 0 1
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 0
1 1 1 1
2. Write equivalent canonical Sum of Product expression for
the following Product of Sum Expression:
F(X,Y,Z)=Π(1,3,6,7)
.
Minimization of Boolean
Expression
Canonical SOP (Sum of Minterms) and
POS (Product of Maxterm) is the
derivation/expansion of Boolean Expression.
Canonical forms are not usually minimal.
Minimization of Boolean expression is
needed to simplify the Boolean expression
and thus reduce the circuitry complexity as it
uses less number of gates to produce same
output that can by taken by long canonical
expression.
Minimization of Boolean
Expression (Contd…)
Two method can by applied to
reduce the Boolean expression –
i)Algebraic
ii)Using Karnaugh Map (K-Map).
Minimization of Boolean
Expression (Contd…)
Algebraic Method
- The different Boolean rules and theorems
are used to simplify the Boolean expression
in this method.
Minimization of Boolean
Expression (Contd…)
Solved Problem
Minimize the following Boolean Expression:
1. a’bc + ab’c’ + ab’c + abc’ +abc
= a’bc + ab’ + ab
= a’bc + a
2. AB’CD’ + AB’CD + ABCD’ + ABCD
= AB’C + ABC
= AC
Minimization of Boolean
Expression (Contd…)
Exercise
A. Minimize the following Boolean Expression:
1.X’Y’Z’ + X’YZ’ + XY’Z’ + XYZ’
2.a(b + b’c + b’c’)
B. Prove algebraically that
1.(x+y+z)(x’+y+z)=y+z
2.A+A’B’=A+B’
Minimization of Boolean
Expression (Contd…)
Karnaugh Map
The Karnaugh map (K-map for short),
Maurice Karnaugh's 1953 refinement of Edward Veitch
's 1952 Veitch diagram, is a method to simplify
Boolean algebra expressions. K-map is
K-Maps are a convenient way to simplify
Boolean Expressions.
They can be used for up to 4 or 5
variables.
They are a visual representation of a truth
Truth table to K-Map (2 variable
minterm)
A B P
0 0 1
0 1 1
1 0 0
1 1 1
0 1
0 1 1
1 1
minterms are represented by a
1 in the corresponding
location in the K map.
The expression is:
A.B + A.B + A.B
A
B
A’
A
B’ B
K-Maps (2 Variables k-map contd…)
 Adjacent 1’s can be “paired off”
 Any variable which is both a 1 and a zero in this
pairing can be eliminated
 Pairs may be adjacent horizontally or vertically
A 0 1
0 1 1
1 1
a pair
another pair
B is eliminated,
leaving A as the
term
A is eliminated,
leaving B as the
term
After reduction the
expression becomes A + B
BThe expression is:
A’.B’ + A’.B + A.B
 Three Variable K-Map
A B C P
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 0
1 0 0 1
1 0 1 0
1 1 0 1
1 1 1 0
A.B.C + A.B.C + A.B.C
A 00 01 11 10
0 1
1 1 1
One square filled in for
each minterm.
BC
Notice the code sequence:
00 01 11 10 – a Gray code.
Grouping the Pairs
A 00 01 11 10
0 1
1 1 1
equates to B.C as A
is eliminated.
Here, we can “wrap
around” and this
pair equates to A.C
as B is eliminated.
Our truth table simplifies to
A.C + B.C as before.
BC
Three Variable K-Map (Contd…)
Expression is ABC+ABC’+A’BC+ABC’
A 00 01 11 10
0 1 1
1 1 1
Groups of 4 in a block can be used to eliminate two
variables:
QUAD = A’BC+A’BC’+ABC+ABC’
= A’B+AB
=B
BC
A B C Y
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 0
1 0 1 0
1 1 0 1
1 1 1 1
Three Variable K-Map (Contd…)
Groups of 4
Karnaugh Maps - Four Variable K-Map
AB
CD 00 01 11 10
00
01
11
10
A.B.C.D A.B.C.D A.B.C.D A.B.C.D
A.B.C.D A.B.C.D A.B.C.D A.B.C.D
A.B.C.D A.B.C.D A.B.C.D A.B.C.D
A.B.C.D A.B.C.D A.B.C.D A.B.C.D
K-Map
Reduction Rule
To reduce the Boolean expression,
first we have to mark pairs, quads and
octets.
Pair – remove one variable
Quad – remove two variables
Octet – remove three variables
Imp – To get the optimum reduction,
priority is given to octet first, then
quad and then pair.
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1 1 1
1 1 1 1
Octet Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1
1
1
1 1
1
1
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1 1 1
1 1 1 1
Octet Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1
1
1
1 1
1
1
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1 1
1 1 1
Quad Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1
1
1
1
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1
1 1
Quad Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1
1
1
1
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1
1 1
Quad Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1
1
1
1

More Related Content

What's hot

Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
Jamnas Mundakkutty A
 
Half adder & full adder
Half adder & full adderHalf adder & full adder
Half adder & full adder
Gaditek
 
Boolean expression org.
Boolean expression org.Boolean expression org.
Boolean expression org.
mshoaib15
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
SARITHA REDDY
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
Unsa Shakir
 
SOP POS, Minterm and Maxterm
SOP POS, Minterm and MaxtermSOP POS, Minterm and Maxterm
SOP POS, Minterm and Maxterm
Self-employed
 
K map
K mapK map
basic logic gates
 basic logic gates basic logic gates
basic logic gates
vishal gupta
 
BCD.
BCD.BCD.
KARNAUGH MAP(K-MAP)
KARNAUGH MAP(K-MAP)KARNAUGH MAP(K-MAP)
KARNAUGH MAP(K-MAP)
mihir jain
 
Floating point representation
Floating point representationFloating point representation
Floating point representation
missstevenson01
 
Introduction to digital logic
Introduction to digital logicIntroduction to digital logic
Introduction to digital logic
Kamal Acharya
 
presentation on (Boolean rules & laws)
presentation on (Boolean rules & laws)presentation on (Boolean rules & laws)
presentation on (Boolean rules & laws)kinza arshad
 
Decoders
DecodersDecoders
DecodersRe Man
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
Siddhi Shrivas
 
Binary division restoration and non restoration algorithm
Binary division restoration and non restoration algorithmBinary division restoration and non restoration algorithm
Binary division restoration and non restoration algorithm
Prasenjit Dey
 
Binary logic
Binary logicBinary logic
Binary logicwardjo
 
Boolean algebra.pptx
Boolean algebra.pptxBoolean algebra.pptx
Boolean algebra.pptx
Mhhh7
 

What's hot (20)

Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Half adder & full adder
Half adder & full adderHalf adder & full adder
Half adder & full adder
 
Boolean expression org.
Boolean expression org.Boolean expression org.
Boolean expression org.
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
 
SOP POS, Minterm and Maxterm
SOP POS, Minterm and MaxtermSOP POS, Minterm and Maxterm
SOP POS, Minterm and Maxterm
 
K map
K mapK map
K map
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
 
BCD.
BCD.BCD.
BCD.
 
KARNAUGH MAP(K-MAP)
KARNAUGH MAP(K-MAP)KARNAUGH MAP(K-MAP)
KARNAUGH MAP(K-MAP)
 
Floating point representation
Floating point representationFloating point representation
Floating point representation
 
Introduction to digital logic
Introduction to digital logicIntroduction to digital logic
Introduction to digital logic
 
Number system conversion
Number system conversionNumber system conversion
Number system conversion
 
presentation on (Boolean rules & laws)
presentation on (Boolean rules & laws)presentation on (Boolean rules & laws)
presentation on (Boolean rules & laws)
 
Decoders
DecodersDecoders
Decoders
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
 
Binary division restoration and non restoration algorithm
Binary division restoration and non restoration algorithmBinary division restoration and non restoration algorithm
Binary division restoration and non restoration algorithm
 
Binary logic
Binary logicBinary logic
Binary logic
 
Boolean algebra.pptx
Boolean algebra.pptxBoolean algebra.pptx
Boolean algebra.pptx
 

Similar to Boolean algebra

1Boolean Alegebra 3booleanalgebraold-160325120651.pdf
1Boolean Alegebra 3booleanalgebraold-160325120651.pdf1Boolean Alegebra 3booleanalgebraold-160325120651.pdf
1Boolean Alegebra 3booleanalgebraold-160325120651.pdf
siliconvalley6203
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
LingalaSowjanya
 
18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems
18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems
18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems
arunachalamr16
 
DigitalLogic_BooleanAlgebra_P.pdf
DigitalLogic_BooleanAlgebra_P.pdfDigitalLogic_BooleanAlgebra_P.pdf
DigitalLogic_BooleanAlgebra_P.pdf
k vimal kumar
 
Chapter 2.pdf
Chapter 2.pdfChapter 2.pdf
Chapter 2.pdf
ssuserf7cd2b
 
Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic GatesKumar
 
B sc3 unit 3 boolean algebra
B sc3 unit 3 boolean algebraB sc3 unit 3 boolean algebra
B sc3 unit 3 boolean algebra
MahiboobAliMulla
 
B sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) baB sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) ba
MahiboobAliMulla
 
Digital 1 8
Digital 1 8Digital 1 8
Digital 1 8
Sayan Chakraborty
 
Chapter 4 logic design
Chapter 4   logic designChapter 4   logic design
Chapter 4 logic design
Burhanuddin Mohammad
 
Boolean Algebra DLD
Boolean Algebra DLDBoolean Algebra DLD
Boolean Algebra DLD
Rokonuzzaman Rony
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
Ideal Eyes Business College
 
Lect 2 boolean algebra (4 5-21)
Lect 2 boolean algebra (4 5-21)Lect 2 boolean algebra (4 5-21)
Lect 2 boolean algebra (4 5-21)
MeghaSharma513
 
booleanalgebra-140914001141-phpapp01 (1).ppt
booleanalgebra-140914001141-phpapp01 (1).pptbooleanalgebra-140914001141-phpapp01 (1).ppt
booleanalgebra-140914001141-phpapp01 (1).ppt
michaelaaron25322
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1
Supanna Shirguppe
 
boolean-algebra.pdf
boolean-algebra.pdfboolean-algebra.pdf
boolean-algebra.pdf
RameshK531901
 
Digital notes
Digital notesDigital notes
Digital notesstivengo2
 
DLD Chapter-2.pdf
DLD Chapter-2.pdfDLD Chapter-2.pdf
DLD Chapter-2.pdf
TamiratDejene1
 
Boolean Logic.pptx
Boolean Logic.pptxBoolean Logic.pptx
Boolean Logic.pptx
akshat205573
 

Similar to Boolean algebra (20)

1Boolean Alegebra 3booleanalgebraold-160325120651.pdf
1Boolean Alegebra 3booleanalgebraold-160325120651.pdf1Boolean Alegebra 3booleanalgebraold-160325120651.pdf
1Boolean Alegebra 3booleanalgebraold-160325120651.pdf
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems
18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems
18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems
 
DigitalLogic_BooleanAlgebra_P.pdf
DigitalLogic_BooleanAlgebra_P.pdfDigitalLogic_BooleanAlgebra_P.pdf
DigitalLogic_BooleanAlgebra_P.pdf
 
Chapter 2.pdf
Chapter 2.pdfChapter 2.pdf
Chapter 2.pdf
 
Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic Gates
 
B sc3 unit 3 boolean algebra
B sc3 unit 3 boolean algebraB sc3 unit 3 boolean algebra
B sc3 unit 3 boolean algebra
 
B sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) baB sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) ba
 
2dig circ
2dig circ2dig circ
2dig circ
 
Digital 1 8
Digital 1 8Digital 1 8
Digital 1 8
 
Chapter 4 logic design
Chapter 4   logic designChapter 4   logic design
Chapter 4 logic design
 
Boolean Algebra DLD
Boolean Algebra DLDBoolean Algebra DLD
Boolean Algebra DLD
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
 
Lect 2 boolean algebra (4 5-21)
Lect 2 boolean algebra (4 5-21)Lect 2 boolean algebra (4 5-21)
Lect 2 boolean algebra (4 5-21)
 
booleanalgebra-140914001141-phpapp01 (1).ppt
booleanalgebra-140914001141-phpapp01 (1).pptbooleanalgebra-140914001141-phpapp01 (1).ppt
booleanalgebra-140914001141-phpapp01 (1).ppt
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1
 
boolean-algebra.pdf
boolean-algebra.pdfboolean-algebra.pdf
boolean-algebra.pdf
 
Digital notes
Digital notesDigital notes
Digital notes
 
DLD Chapter-2.pdf
DLD Chapter-2.pdfDLD Chapter-2.pdf
DLD Chapter-2.pdf
 
Boolean Logic.pptx
Boolean Logic.pptxBoolean Logic.pptx
Boolean Logic.pptx
 

Recently uploaded

Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
kaushalkr1407
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
Levi Shapiro
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
CarlosHernanMontoyab2
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
GeoBlogs
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
Jheel Barad
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
TechSoup
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
camakaiclarkmusic
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
Vivekanand Anglo Vedic Academy
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
beazzy04
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
MIRIAMSALINAS13
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
Vikramjit Singh
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 

Recently uploaded (20)

Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 

Boolean algebra

  • 1. Boolean Algebra ‘An algebra of Logic’ Prepared by: Manish Kumar, Master(Comp. Sc.) Sainik School Gopalganj
  • 2. Introduction  Developed by English Mathematician George Boole in between 1815 - 1864.  It is described as an algebra of logic or an algebra of two values i.e True or False.  The term logic means a statement having binary decisions i.e True/Yes or False/No.
  • 3. Application of Boolean algebra  It is used to perform the logical operations in digital computer.  In digital computer True represent by ‘1’ (high volt) and False represent by ‘0’ (low volt)  Logical operations are performed by logical operators. The fundamental logical operators are: 1. AND (conjunction) 2. OR (disjunction) 3. NOT (negation/complement)
  • 4. AND operator  It performs logical multiplication and denoted by (.) dot. X Y X.Y 0 0 0 0 1 0 1 0 0 1 1 1
  • 5. OR operator  It performs logical addition and denoted by (+) plus. X Y X+Y 0 0 0 0 1 1 1 0 1 1 1 1
  • 6. NOT operator  It performs logical negation and denoted by (-) bar. It operates on single variable. X X (means complement of x) 0 1 1 0
  • 7. Truth Table  Truth table is a table that contains all possible values of logical variables/statements in a Boolean expression. No. of possible combination = 2n , where n=number of variables used in a Boolean expression.
  • 8. Truth Table  The truth table for XY + Z is as follows: Dec X Y Z XY XY+Z 0 0 0 0 0 0 1 0 0 1 0 1 2 0 1 0 0 0 3 0 1 1 0 1 4 1 0 0 0 0 5 1 0 1 0 1 6 1 1 0 1 1 7 1 1 1 1 1
  • 9. Tautology & Fallacy  If the output of Booean expression is always True or 1 is called Tautology.  If the output of Boolean expression is always False or 0 is called Fallacy. P P’ output (PVP’) output (PΛP’) 0 1 1 0 1 0 1 0 PVP’ is Tautology and PΛP’ is Fallacy
  • 10. Exercise 1. Evaluate the following Boolean expression using Truth Table. (a) X’Y’+X’Y (b) X’YZ’+XY’ (c) XY’(Z+YZ’)+Z’ 2. Verify that P+(PQ)’ is a Tautology. 3. Verify that (X+Y)’=X’Y’
  • 11. Implementation  Boolean Algebra applied in computers electronic circuits. These circuits perform Boolean operations and these are called logic circuits or logic gates.
  • 12. Logic Gate  A gate is an digital circuit which operates on one or more signals and produce single output.  Gates are digital circuits because the input and output signals are denoted by either 1(high voltage) or 0(low voltage).  Three type of gates are as under: 1. AND gate 2. OR gate 3. NOT gate
  • 13. AND gate  The AND gate is an electronic circuit that gives a high output (1) only if all its inputs are high.  AND gate takes two or more input signals and produce only one output signal. Input A Input B Output AB 0 0 0 0 1 0 1 0 0 1 1 1
  • 14. OR gate  The OR gate is an electronic circuit that gives a high output (1) if one or more of its inputs are high.  OR gate also takes two or more input signals and produce only one output signal. Input A Input B Output A+B 0 0 0 0 1 1 1 0 1 1 1 1
  • 15. NOT gate  The NOT gate is an electronic circuit that gives a high output (1) if its input is low .  NOT gate takes only one input signal and produce only one output signal.  The output of NOT gate is complement of its input.  It is also called inverter. Input A Output A 0 1 1 0
  • 16. Principal of Duality In Boolean algebras the duality Principle can be is obtained by interchanging AND and OR operators and replacing 0's by 1's and 1's by 0's. Compare the identities on the left side with the identities on the right. Example A+1 = 1 then A.0 = 0
  • 17. Basic Theorem of Boolean Algebra T1 : Properties of 0 (a) 0 + A = A (b) 0 A = 0 T2 : Properties of 1 (a) 1 + A = 1 (b) 1 A = A
  • 18. Basic Theorem of Boolean Algebra T3 : Commutative Law (a) A + B = B + A (b) A B = B A T4 : Associate Law (a) (A + B) + C = A + (B + C) (b) (A B) C = A (B C) T5 : Distributive Law (a) A (B + C) = A B + A C (b) A + (B C) = (A + B) (A + C) (c) A+A’B = A+B
  • 19. Basic Theorem of Boolean Algebra T6 : Indempotence (Identity ) Law (a) A + A = A (b) A A = A T7 : Absorption (Redundance) Law (a) A + A B = A (b) A (A + B) = A
  • 20. Basic Theorem of Boolean Algebra T8 : Complementary Law (a) X+X’=1 (b) X.X’=0 T9 : Involution (a) x’’ = x T10 : De Morgan's Theorem (a) (X+Y)’=X’.Y’ (b) (X.Y)’=X’+Y’
  • 21. Exercise Q 1. State & Verify De Morgan's Law by using truth table and algebraically. Q 2. State and verify distributive law. Q 3. Draw a logic diagram for the following expression: (a) ab+b’c+c’a’ (b) (a+b).(a+b’).c
  • 22. Representation of Boolean expression Boolean expression can be represented by either (i)Sum of Product( SOP) form or (ii)Product of Sum (POS form) e.g. AB+AC  SOP (A+B)(A+C)  POS In above examples both are in SOP and POS respectively but they are not in Standard SOP and POS.
  • 23. Canonical form of Boolean Expression (Standard form)  In standard SOP and POS each term of Boolean expression must contain all the literals (with and without bar) that has been used in Boolean expression.  If the above condition is satisfied by the Boolean expression, that expression is called Canonical form of Boolean expression.
  • 24. Canonical form of Boolean Expression (Standard form) Contd.. In Boolean expression AB+AC the literal C is mission in the 1st term AB and B is mission in 2nd term AC. That is why AB+AC is not a Canonical SOP.
  • 25. Canonical form of Boolean Expression (Standard form) Contd.. Convert AB+AC in Canonical SOP (Standard SOP) Sol. AB + AC AB(C+C’) + AC(B+B’) ABC+ABC’+ABC+AB’C ABC+ABC’+AB’C Distributive law
  • 26. Canonical form of Boolean Expression (Standard form) Contd.. Convert (A+B)(A+C) in Canonical SOP (Standard SOP) Sol. (A+B).(A+C) (A+B)+(C.C’) . (A+C)+(B.B’) (A+B+C).(A+B+C’).(A+B+C)(A+B’+C) (A+B+C).(A+B+C’)(A+B’+C) Distributive law Remove duplicates
  • 27. Canonical form of Boolean Expression (Standard form) Contd.. Minterm and Maxterm Individual term of Canonical Sum of Products (SOP) is called Minterm. In otherwords minterm is a product of all the literals (with or without bar) within the Boolean expression. Individual term of Canonical Products of Sum (POS) is called Maxterm. In otherwords maxterm is a sum of all the literals (with or without bar) within the Boolean expression.
  • 28. Minterms & Maxterms for 2 variables (Derivation of Boolean function from Truth Table) x y Index Minterm Maxterm 0 0 0 m0 = x’ y’ M0 = x + y 0 1 1 m1 = x’ y M1 = x + y’ 1 0 2 m2 = x y’ M2 = x’ + y 1 1 3 m3 = x y M3 = x’ + y’ The minterm mi should evaluate to 1 for each combination of x and y. The maxterm is the complement of the minterm
  • 29. Minterms & Maxterms for 3 variables Maxterm Mi is the complement of minterm mi Mi = mi and mi = Mi M3 = x + y + zm3 = x y z3110 M4 = x + y + zm4 = x y z4001 M5 = x + y + zm5 = x y z5101 M6 = x + y + zm6 = x y z6011 1 1 0 0 y 1 0 0 0 x 1 0 1 0 z M7 = x + y + zm7 = x y z7 M2 = x + y + zm2 = x y z2 M1 = x + y + zm1 = x y z1 M0 = x + y + zm0 = x y z0 MaxtermMintermIndex M3 = x + y + zm3 = x y z3110 M4 = x + y + zm4 = x y z4001 M5 = x + y + zm5 = x y z5101 M6 = x + y + zm6 = x y z6011 1 1 0 0 y 1 0 0 0 x 1 0 1 0 z M7 = x + y + zm7 = x y z7 M2 = x + y + zm2 = x y z2 M1 = x + y + zm1 = x y z1 M0 = x + y + zm0 = x y z0 MaxtermMintermIndex
  • 30. Solved Problem Prob. Find the minterm designation of XY’Z’ Sol. Subsitute 1’s for non barred and 0’s for barred letters Binary equivalent = 100 Decimal equivalent = 4 Thus XY’Z’=m4
  • 31. Purpose of the Index  Minterms and Maxterms are designated with an index  The index number corresponds to a binary pattern  The index for the minterm or maxterm, expressed as a binary number, is used to determine whether the variable is shown in the true or complemented form  For Minterms:  ‘1’ means the variable is “Not Complemented” and  ‘0’ means the variable is “Complemented”.  For Maxterms:  ‘0’ means the variable is “Not Complemented” and  ‘1’ means the variable is “Complemented”.
  • 32. Solved Problem Sum of minterms of entries that evaluate to ‘1’ x y z F Minterm 0 0 0 0 0 0 1 1 m1 = x’ y’ z 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 1 m6 = x y z’ 1 1 1 1 m7 = x y z F = m1 + m6 + m7 = ∑ (1, 6, 7) = x y z + x y z + x y z Focus on the ‘1’ entries Write SOP form of a Boolean Function F, Which is represented by the following truth table.
  • 33. Exercise 1. Write POS form of a Boolean Function F, Which is represented by the following truth table x y z F 0 0 0 1 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 0 1 1 1 1 2. Write equivalent canonical Sum of Product expression for the following Product of Sum Expression: F(X,Y,Z)=Π(1,3,6,7) .
  • 34. Minimization of Boolean Expression Canonical SOP (Sum of Minterms) and POS (Product of Maxterm) is the derivation/expansion of Boolean Expression. Canonical forms are not usually minimal. Minimization of Boolean expression is needed to simplify the Boolean expression and thus reduce the circuitry complexity as it uses less number of gates to produce same output that can by taken by long canonical expression.
  • 35. Minimization of Boolean Expression (Contd…) Two method can by applied to reduce the Boolean expression – i)Algebraic ii)Using Karnaugh Map (K-Map).
  • 36. Minimization of Boolean Expression (Contd…) Algebraic Method - The different Boolean rules and theorems are used to simplify the Boolean expression in this method.
  • 37. Minimization of Boolean Expression (Contd…) Solved Problem Minimize the following Boolean Expression: 1. a’bc + ab’c’ + ab’c + abc’ +abc = a’bc + ab’ + ab = a’bc + a 2. AB’CD’ + AB’CD + ABCD’ + ABCD = AB’C + ABC = AC
  • 38. Minimization of Boolean Expression (Contd…) Exercise A. Minimize the following Boolean Expression: 1.X’Y’Z’ + X’YZ’ + XY’Z’ + XYZ’ 2.a(b + b’c + b’c’) B. Prove algebraically that 1.(x+y+z)(x’+y+z)=y+z 2.A+A’B’=A+B’
  • 39. Minimization of Boolean Expression (Contd…) Karnaugh Map The Karnaugh map (K-map for short), Maurice Karnaugh's 1953 refinement of Edward Veitch 's 1952 Veitch diagram, is a method to simplify Boolean algebra expressions. K-map is K-Maps are a convenient way to simplify Boolean Expressions. They can be used for up to 4 or 5 variables. They are a visual representation of a truth
  • 40. Truth table to K-Map (2 variable minterm) A B P 0 0 1 0 1 1 1 0 0 1 1 1 0 1 0 1 1 1 1 minterms are represented by a 1 in the corresponding location in the K map. The expression is: A.B + A.B + A.B A B A’ A B’ B
  • 41. K-Maps (2 Variables k-map contd…)  Adjacent 1’s can be “paired off”  Any variable which is both a 1 and a zero in this pairing can be eliminated  Pairs may be adjacent horizontally or vertically A 0 1 0 1 1 1 1 a pair another pair B is eliminated, leaving A as the term A is eliminated, leaving B as the term After reduction the expression becomes A + B BThe expression is: A’.B’ + A’.B + A.B
  • 42.  Three Variable K-Map A B C P 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 0 A.B.C + A.B.C + A.B.C A 00 01 11 10 0 1 1 1 1 One square filled in for each minterm. BC Notice the code sequence: 00 01 11 10 – a Gray code.
  • 43. Grouping the Pairs A 00 01 11 10 0 1 1 1 1 equates to B.C as A is eliminated. Here, we can “wrap around” and this pair equates to A.C as B is eliminated. Our truth table simplifies to A.C + B.C as before. BC Three Variable K-Map (Contd…)
  • 44. Expression is ABC+ABC’+A’BC+ABC’ A 00 01 11 10 0 1 1 1 1 1 Groups of 4 in a block can be used to eliminate two variables: QUAD = A’BC+A’BC’+ABC+ABC’ = A’B+AB =B BC A B C Y 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 1 1 1 1 1 Three Variable K-Map (Contd…) Groups of 4
  • 45. Karnaugh Maps - Four Variable K-Map AB CD 00 01 11 10 00 01 11 10 A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D
  • 46. K-Map Reduction Rule To reduce the Boolean expression, first we have to mark pairs, quads and octets. Pair – remove one variable Quad – remove two variables Octet – remove three variables Imp – To get the optimum reduction, priority is given to octet first, then quad and then pair.
  • 47. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 1 1 Octet Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 1 1
  • 48. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 1 1 Octet Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 1 1
  • 49. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 Quad Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1
  • 50. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 Quad Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1
  • 51. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 Quad Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1