SlideShare a Scribd company logo
Combinational Logic
Presentation on
Chapter-4
28-Jul-19 2
Prepared For
SN Name ID No Program
01 Rihab Rahman CONFIDENTIAL BCSE
02 Rakib Uddin CONFIDENTIAL BCSE
03 Saifullah Al Mamun CONFIDENTIAL BCSE
04 Tufail Ahmed CONFIDENTIAL BCSE
05 Shuvo Saha CONFIDENTIAL BCSE
Prepared By
28-Jul-19 3
Contents
❖Combinational Logic Circuit
❖Adder
❖Half Adder
❖Full Adder
❖Half Subtractor
❖Full Subtractor
❖Universal Gate
❖Universal Gate (NAND)
❖Universal Gate (NOR)
❖NAND Gate - Invert OR
❖NOR Gate – Invert AND
❖XOR Implementation
Rihab Rahman
28-Jul-19 4
Combinational Logic Circuit
The combinational logic circuits in digital circuit theory can
be defined as a type of digital logic circuit implemented using
Boolean circuits, where the output of logic circuit is a pure
function of the present inputs only.
Rihab Rahman
28-Jul-19 5
Adder
A combinational logic circuit that perform addition between
two or more bits and produces sum and carry is called adder.
There are two types of adder. They are -
❖Half Adder
❖Full Adder
Rihab Rahman
28-Jul-19 6
Half Adder
A combinational logic circuit that perform addition between
two bits and produces carry and sum is called half adder.
S = A⊕B = A’B + AB’
C = A.B
Rihab Rahman
28-Jul-19 7
Full Adder
A combinational logic circuit that perform addition between
three bits and produces carry and sum is called full adder.
Fig: Block Diagram of Full Adder
Rihab Rahman
28-Jul-19 8
Full Adder
S = ((A ⊕ B) ⊕ C)
Cout = (A ⊕ B) C + AB
Rihab Rahman
28-Jul-19 9
Subtractor
A combinational logic circuit that perform subtraction
between two or more bits and produces difference and
borrow is called subtractor. There are two types of
subtractor. They are -
❖Half Subtractor
❖Full Subtractor
Tufail Ahmed
28-Jul-19 10
Half Subtractor
A CL circuit that perform subtraction between two bits and
produces difference and borrow is called half subtractor.
D = A ⊕ B
Bo = A’B Tufail Ahmed
28-Jul-19 11
Full Subtractor
A CL circuit that perform subtraction between two bits,
taking into account that a 1 may have been borrowed by a
lower significant stage and produces difference and borrow
is called half subtractor.
Fig: Block Diagram of Full Subtractor
Tufail Ahmed
28-Jul-19 12
Full Subtractor
D=A ⊕ B ⊕ BORin
BORout= BORin.((A ⊕ B))’ +A’.B
Rakib Uddin
28-Jul-19 13
Universal Gate
A universal gate is a gate which can implement any Boolean
function without need to use any other gate type. The NAND
and NOR gates are universal gates. They can perform as like
as the basic gates.
Rakib Uddin
28-Jul-19 14
Universal Gate (NAND)
Rakib Uddin
28-Jul-19 15
Universal Gate (NOR)
Rakib Uddin
28-Jul-19 16
NAND Gate - Invert OR
Applying DeMorgan's Law: Invert-OR = NAND
This NAND symbol is called Invert-OR. Since inputs are
inverted and then ORed together. AND-Invert & Invert-OR
both represent NAND gate
Saifullah Al Mamun
28-Jul-19 17
NOR Gate – Invert AND
The Invert-AND symbol is also used for NOR
This NOR symbol is called Invert-AND, since inputs are
inverted and then ANDed together. OR-Invert & Invert-
AND both represent NOR gate.
Saifullah Al Mamun
28-Jul-19 18
XOR Implementation
The XOR gate is a digital logic gate that gives a true (1 or
HIGH) output when the number of true inputs is odd. If both
inputs are false (0/LOW) or both are true, a false output
results.
Fig: XOR Implementation by NAND
Saifullah Al Mamun
28-Jul-19 19Saifullah Al Mamun

More Related Content

What's hot

Design & implementation of high speed carry select adder
Design & implementation of high speed carry select adderDesign & implementation of high speed carry select adder
Design & implementation of high speed carry select adder
ssingh7603
 
W4408123126
W4408123126W4408123126
W4408123126
IJERA Editor
 
Implementation of Reversable Logic Based Design using Submicron Technology
Implementation of Reversable Logic Based Design using Submicron TechnologyImplementation of Reversable Logic Based Design using Submicron Technology
Implementation of Reversable Logic Based Design using Submicron Technology
Sai Viswanath
 
Combinational Circuits
Combinational CircuitsCombinational Circuits
Combinational Circuits
Dilum Bandara
 
Report adders
Report addersReport adders
Report adders
Peeyush Pashine
 
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder
NAVEEN TOKAS
 
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder
Bharti Airtel Ltd.
 
A low power adder using reversible logic gates
A low power adder using reversible logic gatesA low power adder using reversible logic gates
A low power adder using reversible logic gates
eSAT Publishing House
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
 
implementation and design of 32-bit adder
implementation and design of 32-bit adderimplementation and design of 32-bit adder
implementation and design of 32-bit adder
veereshwararao
 
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGNSEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
QAU ISLAMABAD,PAKISTAN
 
Implementation of Low Power and Area Efficient Carry Select Adder
Implementation of Low Power and Area Efficient Carry Select AdderImplementation of Low Power and Area Efficient Carry Select Adder
Implementation of Low Power and Area Efficient Carry Select Adder
inventionjournals
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
gourav kottawar
 
32-bit unsigned multiplier by using CSLA & CLAA
32-bit unsigned multiplier by using CSLA &  CLAA32-bit unsigned multiplier by using CSLA &  CLAA
32-bit unsigned multiplier by using CSLA & CLAA
Ganesh Sambasivarao
 

What's hot (18)

Design & implementation of high speed carry select adder
Design & implementation of high speed carry select adderDesign & implementation of high speed carry select adder
Design & implementation of high speed carry select adder
 
W4408123126
W4408123126W4408123126
W4408123126
 
Implementation of Reversable Logic Based Design using Submicron Technology
Implementation of Reversable Logic Based Design using Submicron TechnologyImplementation of Reversable Logic Based Design using Submicron Technology
Implementation of Reversable Logic Based Design using Submicron Technology
 
Combinational Circuits
Combinational CircuitsCombinational Circuits
Combinational Circuits
 
Report adders
Report addersReport adders
Report adders
 
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder
 
Adder
Adder Adder
Adder
 
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder
 
A low power adder using reversible logic gates
A low power adder using reversible logic gatesA low power adder using reversible logic gates
A low power adder using reversible logic gates
 
Binary parallel adder
Binary parallel adderBinary parallel adder
Binary parallel adder
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
 
implementation and design of 32-bit adder
implementation and design of 32-bit adderimplementation and design of 32-bit adder
implementation and design of 32-bit adder
 
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGNSEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
 
Implementation of Low Power and Area Efficient Carry Select Adder
Implementation of Low Power and Area Efficient Carry Select AdderImplementation of Low Power and Area Efficient Carry Select Adder
Implementation of Low Power and Area Efficient Carry Select Adder
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
2 Lec10 2003
2 Lec10 20032 Lec10 2003
2 Lec10 2003
 
V6 & lis
V6 & lisV6 & lis
V6 & lis
 
32-bit unsigned multiplier by using CSLA & CLAA
32-bit unsigned multiplier by using CSLA &  CLAA32-bit unsigned multiplier by using CSLA &  CLAA
32-bit unsigned multiplier by using CSLA & CLAA
 

Similar to Combinational logic circuit

Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
swatymanoja
 
Combinational logic circuits design and implementation
Combinational logic circuits design and implementationCombinational logic circuits design and implementation
Combinational logic circuits design and implementation
ssuserca5764
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational Logic
Vajira Thambawita
 
Arithmetic and logic unit
Arithmetic and logic unitArithmetic and logic unit
Arithmetic and logic unit
IndrajaMeghavathula
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
SARITHA REDDY
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
kavitha muneeshwaran
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
Vivek Kumar Sinha
 
9525.ppt
9525.ppt9525.ppt
9525.ppt
AravindaAKumar1
 
DIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LABDIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LAB
Prof. Dr. K. Adisesha
 
2 marks DPCO.pdf
2 marks DPCO.pdf2 marks DPCO.pdf
2 marks DPCO.pdf
Vhhvf
 
12.Digital Logic.pdf
12.Digital Logic.pdf12.Digital Logic.pdf
12.Digital Logic.pdf
Export Promotion Bureau
 
C0421013019
C0421013019C0421013019
C0421013019
ijceronline
 
Assignment#2
Assignment#2Assignment#2
Assignment#2
Sunita Milind Dol
 
Assignment#3a
Assignment#3aAssignment#3a
Assignment#3a
Sunita Milind Dol
 
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical UnitAn Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
 
Mukherjee2015
Mukherjee2015Mukherjee2015
Mukherjee2015
Bannoth Madhusudhan
 
C046051216
C046051216C046051216
C046051216
IJERA Editor
 
Lecture 5
Lecture 5Lecture 5
Lecture 5
Chamila Fernando
 
Digital Logic Design
Digital Logic DesignDigital Logic Design
Digital Logic Design
JalpaMaheshwari1
 

Similar to Combinational logic circuit (20)

Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
 
De lab manual
De lab manualDe lab manual
De lab manual
 
Combinational logic circuits design and implementation
Combinational logic circuits design and implementationCombinational logic circuits design and implementation
Combinational logic circuits design and implementation
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational Logic
 
Arithmetic and logic unit
Arithmetic and logic unitArithmetic and logic unit
Arithmetic and logic unit
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
 
9525.ppt
9525.ppt9525.ppt
9525.ppt
 
DIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LABDIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LAB
 
2 marks DPCO.pdf
2 marks DPCO.pdf2 marks DPCO.pdf
2 marks DPCO.pdf
 
12.Digital Logic.pdf
12.Digital Logic.pdf12.Digital Logic.pdf
12.Digital Logic.pdf
 
C0421013019
C0421013019C0421013019
C0421013019
 
Assignment#2
Assignment#2Assignment#2
Assignment#2
 
Assignment#3a
Assignment#3aAssignment#3a
Assignment#3a
 
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical UnitAn Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
 
Mukherjee2015
Mukherjee2015Mukherjee2015
Mukherjee2015
 
C046051216
C046051216C046051216
C046051216
 
Lecture 5
Lecture 5Lecture 5
Lecture 5
 
Digital Logic Design
Digital Logic DesignDigital Logic Design
Digital Logic Design
 

More from Rihab Rahman

Study on Cyber Security:Establishing a Sustainable Cyber Security Framework f...
Study on Cyber Security:Establishing a Sustainable Cyber Security Framework f...Study on Cyber Security:Establishing a Sustainable Cyber Security Framework f...
Study on Cyber Security:Establishing a Sustainable Cyber Security Framework f...
Rihab Rahman
 
Presentation on House Rent Management System
Presentation on House Rent Management SystemPresentation on House Rent Management System
Presentation on House Rent Management System
Rihab Rahman
 
Presentation on Transmission Media & Switching
Presentation on Transmission Media & SwitchingPresentation on Transmission Media & Switching
Presentation on Transmission Media & Switching
Rihab Rahman
 
Presentation on Automated Prescription Management System
Presentation on Automated Prescription Management SystemPresentation on Automated Prescription Management System
Presentation on Automated Prescription Management System
Rihab Rahman
 
Global Warming Poster Presentation
Global Warming Poster PresentationGlobal Warming Poster Presentation
Global Warming Poster Presentation
Rihab Rahman
 
Impact of technology in agricultural sector of bangladesh
Impact of technology in agricultural sector of bangladeshImpact of technology in agricultural sector of bangladesh
Impact of technology in agricultural sector of bangladesh
Rihab Rahman
 
Display Characters of a String one by One on a 7 Segment Display
Display Characters of a String one by One on a 7 Segment DisplayDisplay Characters of a String one by One on a 7 Segment Display
Display Characters of a String one by One on a 7 Segment Display
Rihab Rahman
 
Display a Character on a 7 Segment Display
Display a Character on a 7 Segment DisplayDisplay a Character on a 7 Segment Display
Display a Character on a 7 Segment Display
Rihab Rahman
 
Blinking LED's Animation Connected to a Port
Blinking LED's Animation Connected to a PortBlinking LED's Animation Connected to a Port
Blinking LED's Animation Connected to a Port
Rihab Rahman
 
Blinking a Single LED
Blinking a Single LEDBlinking a Single LED
Blinking a Single LED
Rihab Rahman
 
Secondary memory
Secondary memorySecondary memory
Secondary memory
Rihab Rahman
 
Bernard Matthews Communicating with Stakeholders
Bernard Matthews Communicating with StakeholdersBernard Matthews Communicating with Stakeholders
Bernard Matthews Communicating with Stakeholders
Rihab Rahman
 

More from Rihab Rahman (12)

Study on Cyber Security:Establishing a Sustainable Cyber Security Framework f...
Study on Cyber Security:Establishing a Sustainable Cyber Security Framework f...Study on Cyber Security:Establishing a Sustainable Cyber Security Framework f...
Study on Cyber Security:Establishing a Sustainable Cyber Security Framework f...
 
Presentation on House Rent Management System
Presentation on House Rent Management SystemPresentation on House Rent Management System
Presentation on House Rent Management System
 
Presentation on Transmission Media & Switching
Presentation on Transmission Media & SwitchingPresentation on Transmission Media & Switching
Presentation on Transmission Media & Switching
 
Presentation on Automated Prescription Management System
Presentation on Automated Prescription Management SystemPresentation on Automated Prescription Management System
Presentation on Automated Prescription Management System
 
Global Warming Poster Presentation
Global Warming Poster PresentationGlobal Warming Poster Presentation
Global Warming Poster Presentation
 
Impact of technology in agricultural sector of bangladesh
Impact of technology in agricultural sector of bangladeshImpact of technology in agricultural sector of bangladesh
Impact of technology in agricultural sector of bangladesh
 
Display Characters of a String one by One on a 7 Segment Display
Display Characters of a String one by One on a 7 Segment DisplayDisplay Characters of a String one by One on a 7 Segment Display
Display Characters of a String one by One on a 7 Segment Display
 
Display a Character on a 7 Segment Display
Display a Character on a 7 Segment DisplayDisplay a Character on a 7 Segment Display
Display a Character on a 7 Segment Display
 
Blinking LED's Animation Connected to a Port
Blinking LED's Animation Connected to a PortBlinking LED's Animation Connected to a Port
Blinking LED's Animation Connected to a Port
 
Blinking a Single LED
Blinking a Single LEDBlinking a Single LED
Blinking a Single LED
 
Secondary memory
Secondary memorySecondary memory
Secondary memory
 
Bernard Matthews Communicating with Stakeholders
Bernard Matthews Communicating with StakeholdersBernard Matthews Communicating with Stakeholders
Bernard Matthews Communicating with Stakeholders
 

Recently uploaded

Predicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Predicting Product Ad Campaign Performance: A Data Analysis Project PresentationPredicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Predicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Boston Institute of Analytics
 
一比一原版(QU毕业证)皇后大学毕业证成绩单
一比一原版(QU毕业证)皇后大学毕业证成绩单一比一原版(QU毕业证)皇后大学毕业证成绩单
一比一原版(QU毕业证)皇后大学毕业证成绩单
enxupq
 
Sample_Global Non-invasive Prenatal Testing (NIPT) Market, 2019-2030.pdf
Sample_Global Non-invasive Prenatal Testing (NIPT) Market, 2019-2030.pdfSample_Global Non-invasive Prenatal Testing (NIPT) Market, 2019-2030.pdf
Sample_Global Non-invasive Prenatal Testing (NIPT) Market, 2019-2030.pdf
Linda486226
 
FP Growth Algorithm and its Applications
FP Growth Algorithm and its ApplicationsFP Growth Algorithm and its Applications
FP Growth Algorithm and its Applications
MaleehaSheikh2
 
Machine learning and optimization techniques for electrical drives.pptx
Machine learning and optimization techniques for electrical drives.pptxMachine learning and optimization techniques for electrical drives.pptx
Machine learning and optimization techniques for electrical drives.pptx
balafet
 
一比一原版(UVic毕业证)维多利亚大学毕业证成绩单
一比一原版(UVic毕业证)维多利亚大学毕业证成绩单一比一原版(UVic毕业证)维多利亚大学毕业证成绩单
一比一原版(UVic毕业证)维多利亚大学毕业证成绩单
ukgaet
 
Data_and_Analytics_Essentials_Architect_an_Analytics_Platform.pptx
Data_and_Analytics_Essentials_Architect_an_Analytics_Platform.pptxData_and_Analytics_Essentials_Architect_an_Analytics_Platform.pptx
Data_and_Analytics_Essentials_Architect_an_Analytics_Platform.pptx
AnirbanRoy608946
 
06-04-2024 - NYC Tech Week - Discussion on Vector Databases, Unstructured Dat...
06-04-2024 - NYC Tech Week - Discussion on Vector Databases, Unstructured Dat...06-04-2024 - NYC Tech Week - Discussion on Vector Databases, Unstructured Dat...
06-04-2024 - NYC Tech Week - Discussion on Vector Databases, Unstructured Dat...
Timothy Spann
 
一比一原版(BU毕业证)波士顿大学毕业证成绩单
一比一原版(BU毕业证)波士顿大学毕业证成绩单一比一原版(BU毕业证)波士顿大学毕业证成绩单
一比一原版(BU毕业证)波士顿大学毕业证成绩单
ewymefz
 
做(mqu毕业证书)麦考瑞大学毕业证硕士文凭证书学费发票原版一模一样
做(mqu毕业证书)麦考瑞大学毕业证硕士文凭证书学费发票原版一模一样做(mqu毕业证书)麦考瑞大学毕业证硕士文凭证书学费发票原版一模一样
做(mqu毕业证书)麦考瑞大学毕业证硕士文凭证书学费发票原版一模一样
axoqas
 
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
axoqas
 
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdfCriminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP
 
原版制作(Deakin毕业证书)迪肯大学毕业证学位证一模一样
原版制作(Deakin毕业证书)迪肯大学毕业证学位证一模一样原版制作(Deakin毕业证书)迪肯大学毕业证学位证一模一样
原版制作(Deakin毕业证书)迪肯大学毕业证学位证一模一样
u86oixdj
 
一比一原版(Adelaide毕业证书)阿德莱德大学毕业证如何办理
一比一原版(Adelaide毕业证书)阿德莱德大学毕业证如何办理一比一原版(Adelaide毕业证书)阿德莱德大学毕业证如何办理
一比一原版(Adelaide毕业证书)阿德莱德大学毕业证如何办理
slg6lamcq
 
Q1’2024 Update: MYCI’s Leap Year Rebound
Q1’2024 Update: MYCI’s Leap Year ReboundQ1’2024 Update: MYCI’s Leap Year Rebound
Q1’2024 Update: MYCI’s Leap Year Rebound
Oppotus
 
一比一原版(爱大毕业证书)爱丁堡大学毕业证如何办理
一比一原版(爱大毕业证书)爱丁堡大学毕业证如何办理一比一原版(爱大毕业证书)爱丁堡大学毕业证如何办理
一比一原版(爱大毕业证书)爱丁堡大学毕业证如何办理
g4dpvqap0
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单
ewymefz
 
一比一原版(Coventry毕业证书)考文垂大学毕业证如何办理
一比一原版(Coventry毕业证书)考文垂大学毕业证如何办理一比一原版(Coventry毕业证书)考文垂大学毕业证如何办理
一比一原版(Coventry毕业证书)考文垂大学毕业证如何办理
74nqk8xf
 
一比一原版(Bradford毕业证书)布拉德福德大学毕业证如何办理
一比一原版(Bradford毕业证书)布拉德福德大学毕业证如何办理一比一原版(Bradford毕业证书)布拉德福德大学毕业证如何办理
一比一原版(Bradford毕业证书)布拉德福德大学毕业证如何办理
mbawufebxi
 
一比一原版(NYU毕业证)纽约大学毕业证成绩单
一比一原版(NYU毕业证)纽约大学毕业证成绩单一比一原版(NYU毕业证)纽约大学毕业证成绩单
一比一原版(NYU毕业证)纽约大学毕业证成绩单
ewymefz
 

Recently uploaded (20)

Predicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Predicting Product Ad Campaign Performance: A Data Analysis Project PresentationPredicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Predicting Product Ad Campaign Performance: A Data Analysis Project Presentation
 
一比一原版(QU毕业证)皇后大学毕业证成绩单
一比一原版(QU毕业证)皇后大学毕业证成绩单一比一原版(QU毕业证)皇后大学毕业证成绩单
一比一原版(QU毕业证)皇后大学毕业证成绩单
 
Sample_Global Non-invasive Prenatal Testing (NIPT) Market, 2019-2030.pdf
Sample_Global Non-invasive Prenatal Testing (NIPT) Market, 2019-2030.pdfSample_Global Non-invasive Prenatal Testing (NIPT) Market, 2019-2030.pdf
Sample_Global Non-invasive Prenatal Testing (NIPT) Market, 2019-2030.pdf
 
FP Growth Algorithm and its Applications
FP Growth Algorithm and its ApplicationsFP Growth Algorithm and its Applications
FP Growth Algorithm and its Applications
 
Machine learning and optimization techniques for electrical drives.pptx
Machine learning and optimization techniques for electrical drives.pptxMachine learning and optimization techniques for electrical drives.pptx
Machine learning and optimization techniques for electrical drives.pptx
 
一比一原版(UVic毕业证)维多利亚大学毕业证成绩单
一比一原版(UVic毕业证)维多利亚大学毕业证成绩单一比一原版(UVic毕业证)维多利亚大学毕业证成绩单
一比一原版(UVic毕业证)维多利亚大学毕业证成绩单
 
Data_and_Analytics_Essentials_Architect_an_Analytics_Platform.pptx
Data_and_Analytics_Essentials_Architect_an_Analytics_Platform.pptxData_and_Analytics_Essentials_Architect_an_Analytics_Platform.pptx
Data_and_Analytics_Essentials_Architect_an_Analytics_Platform.pptx
 
06-04-2024 - NYC Tech Week - Discussion on Vector Databases, Unstructured Dat...
06-04-2024 - NYC Tech Week - Discussion on Vector Databases, Unstructured Dat...06-04-2024 - NYC Tech Week - Discussion on Vector Databases, Unstructured Dat...
06-04-2024 - NYC Tech Week - Discussion on Vector Databases, Unstructured Dat...
 
一比一原版(BU毕业证)波士顿大学毕业证成绩单
一比一原版(BU毕业证)波士顿大学毕业证成绩单一比一原版(BU毕业证)波士顿大学毕业证成绩单
一比一原版(BU毕业证)波士顿大学毕业证成绩单
 
做(mqu毕业证书)麦考瑞大学毕业证硕士文凭证书学费发票原版一模一样
做(mqu毕业证书)麦考瑞大学毕业证硕士文凭证书学费发票原版一模一样做(mqu毕业证书)麦考瑞大学毕业证硕士文凭证书学费发票原版一模一样
做(mqu毕业证书)麦考瑞大学毕业证硕士文凭证书学费发票原版一模一样
 
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
 
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdfCriminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdf
 
原版制作(Deakin毕业证书)迪肯大学毕业证学位证一模一样
原版制作(Deakin毕业证书)迪肯大学毕业证学位证一模一样原版制作(Deakin毕业证书)迪肯大学毕业证学位证一模一样
原版制作(Deakin毕业证书)迪肯大学毕业证学位证一模一样
 
一比一原版(Adelaide毕业证书)阿德莱德大学毕业证如何办理
一比一原版(Adelaide毕业证书)阿德莱德大学毕业证如何办理一比一原版(Adelaide毕业证书)阿德莱德大学毕业证如何办理
一比一原版(Adelaide毕业证书)阿德莱德大学毕业证如何办理
 
Q1’2024 Update: MYCI’s Leap Year Rebound
Q1’2024 Update: MYCI’s Leap Year ReboundQ1’2024 Update: MYCI’s Leap Year Rebound
Q1’2024 Update: MYCI’s Leap Year Rebound
 
一比一原版(爱大毕业证书)爱丁堡大学毕业证如何办理
一比一原版(爱大毕业证书)爱丁堡大学毕业证如何办理一比一原版(爱大毕业证书)爱丁堡大学毕业证如何办理
一比一原版(爱大毕业证书)爱丁堡大学毕业证如何办理
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单
 
一比一原版(Coventry毕业证书)考文垂大学毕业证如何办理
一比一原版(Coventry毕业证书)考文垂大学毕业证如何办理一比一原版(Coventry毕业证书)考文垂大学毕业证如何办理
一比一原版(Coventry毕业证书)考文垂大学毕业证如何办理
 
一比一原版(Bradford毕业证书)布拉德福德大学毕业证如何办理
一比一原版(Bradford毕业证书)布拉德福德大学毕业证如何办理一比一原版(Bradford毕业证书)布拉德福德大学毕业证如何办理
一比一原版(Bradford毕业证书)布拉德福德大学毕业证如何办理
 
一比一原版(NYU毕业证)纽约大学毕业证成绩单
一比一原版(NYU毕业证)纽约大学毕业证成绩单一比一原版(NYU毕业证)纽约大学毕业证成绩单
一比一原版(NYU毕业证)纽约大学毕业证成绩单
 

Combinational logic circuit

  • 2. 28-Jul-19 2 Prepared For SN Name ID No Program 01 Rihab Rahman CONFIDENTIAL BCSE 02 Rakib Uddin CONFIDENTIAL BCSE 03 Saifullah Al Mamun CONFIDENTIAL BCSE 04 Tufail Ahmed CONFIDENTIAL BCSE 05 Shuvo Saha CONFIDENTIAL BCSE Prepared By
  • 3. 28-Jul-19 3 Contents ❖Combinational Logic Circuit ❖Adder ❖Half Adder ❖Full Adder ❖Half Subtractor ❖Full Subtractor ❖Universal Gate ❖Universal Gate (NAND) ❖Universal Gate (NOR) ❖NAND Gate - Invert OR ❖NOR Gate – Invert AND ❖XOR Implementation Rihab Rahman
  • 4. 28-Jul-19 4 Combinational Logic Circuit The combinational logic circuits in digital circuit theory can be defined as a type of digital logic circuit implemented using Boolean circuits, where the output of logic circuit is a pure function of the present inputs only. Rihab Rahman
  • 5. 28-Jul-19 5 Adder A combinational logic circuit that perform addition between two or more bits and produces sum and carry is called adder. There are two types of adder. They are - ❖Half Adder ❖Full Adder Rihab Rahman
  • 6. 28-Jul-19 6 Half Adder A combinational logic circuit that perform addition between two bits and produces carry and sum is called half adder. S = A⊕B = A’B + AB’ C = A.B Rihab Rahman
  • 7. 28-Jul-19 7 Full Adder A combinational logic circuit that perform addition between three bits and produces carry and sum is called full adder. Fig: Block Diagram of Full Adder Rihab Rahman
  • 8. 28-Jul-19 8 Full Adder S = ((A ⊕ B) ⊕ C) Cout = (A ⊕ B) C + AB Rihab Rahman
  • 9. 28-Jul-19 9 Subtractor A combinational logic circuit that perform subtraction between two or more bits and produces difference and borrow is called subtractor. There are two types of subtractor. They are - ❖Half Subtractor ❖Full Subtractor Tufail Ahmed
  • 10. 28-Jul-19 10 Half Subtractor A CL circuit that perform subtraction between two bits and produces difference and borrow is called half subtractor. D = A ⊕ B Bo = A’B Tufail Ahmed
  • 11. 28-Jul-19 11 Full Subtractor A CL circuit that perform subtraction between two bits, taking into account that a 1 may have been borrowed by a lower significant stage and produces difference and borrow is called half subtractor. Fig: Block Diagram of Full Subtractor Tufail Ahmed
  • 12. 28-Jul-19 12 Full Subtractor D=A ⊕ B ⊕ BORin BORout= BORin.((A ⊕ B))’ +A’.B Rakib Uddin
  • 13. 28-Jul-19 13 Universal Gate A universal gate is a gate which can implement any Boolean function without need to use any other gate type. The NAND and NOR gates are universal gates. They can perform as like as the basic gates. Rakib Uddin
  • 14. 28-Jul-19 14 Universal Gate (NAND) Rakib Uddin
  • 15. 28-Jul-19 15 Universal Gate (NOR) Rakib Uddin
  • 16. 28-Jul-19 16 NAND Gate - Invert OR Applying DeMorgan's Law: Invert-OR = NAND This NAND symbol is called Invert-OR. Since inputs are inverted and then ORed together. AND-Invert & Invert-OR both represent NAND gate Saifullah Al Mamun
  • 17. 28-Jul-19 17 NOR Gate – Invert AND The Invert-AND symbol is also used for NOR This NOR symbol is called Invert-AND, since inputs are inverted and then ANDed together. OR-Invert & Invert- AND both represent NOR gate. Saifullah Al Mamun
  • 18. 28-Jul-19 18 XOR Implementation The XOR gate is a digital logic gate that gives a true (1 or HIGH) output when the number of true inputs is odd. If both inputs are false (0/LOW) or both are true, a false output results. Fig: XOR Implementation by NAND Saifullah Al Mamun