SlideShare a Scribd company logo
Unit 2
Arithmetic and Logic Unit (ALU)
Bus:
In computer architecture, a bus is a communication system that transfers data between components inside a computer,
or between computers. This expression covers all related hardware components (wire, optical fiber, etc.) and software,
including communication protocols.
Early computer buses were parallel electrical wires with multiple hardware connections, but the term is now
used for any physical arrangement that provides the same logical function as a parallel electrical bus. Modern computer
buses can use both parallel and bit serial connections, and can be wired in either a multi drop (electrical parallel) or
daisy chain topology, or connected by switched hubs, as in the case of USB.
2/3/2019BY M INDRAJA 2
2/3/2019BY M INDRAJA 3
2/3/2019BY M INDRAJA 4
ALU stands for Arithmetic Logic Unit:
It is a digital circuit that performs Arithmetic (Add,Sub,…) and Logical
(AND,OR,NOT) operations
This architecture was proposed by John Von Neumann in 1945 when he was
working on EDVAC (Electronic discrete variable automatic computer)
2/3/2019BY M INDRAJA 5
2/3/2019BY M INDRAJA 6
Introduction:
Logic gate are the basic building blocks of any digital system. It is an electronic circuit having 1 or more
than 1 input and only one output. The relationship between the input and output is based on a certain logic.
Based on this, logic gates are named as and gate, or gate, NOT gate et…
Logic gates are mostly implemented using electronic switches like diodes or
transistors, but can also be built using electromagnetic relays, vacuum tubes, fluidic logic, optics, etc.
In computers or control units, a large number of electronic circuits are made up of logic gates. These
processes signals are denoted by T (True) or F (False).
Logic gates are mainly used in some devices like microprocessors, embedded systems,
microcontrollers, registers, ALUs, MUX and also in computer memory; there are more than 100 million
gates especially in microprocessors.
Definition of Logic Gate:
A logic gate is a basic building block of a circuit used to make a large number of electronic
circuits.
Types of Logic Gates:
Different types of logic gates include AND,OR,NOT,NAND,NOR,EX-OR,EX-NOR
2/3/2019BY M INDRAJA 8
AND Gate :
When both the inputs are high, then the output is high, otherwise
the output is low.
2/3/2019BY M INDRAJA 9
OR Gate:
If any of the input is high, then the output is high
2/3/2019BY M INDRAJA 10
NOT Gate:
The output is inversely proportional to the input.
2/3/2019BY M INDRAJA 11
NAND Gate :
If both the inputs are high, then the output is low, otherwise high
2/3/2019BY M INDRAJA 12
NOR Gate: If both the inputs are low, then the output is high otherwise low.
2/3/2019BY M INDRAJA 13
EX-OR Gate:
If both the inputs are high or low, then the output is low, otherwise high.
2/3/2019BY M INDRAJA 14
EX-NOR Gate:
If both the inputs are high or low, then the output is high, otherwise low.
2/3/2019BY M INDRAJA 15
Arithmetic Circuit:
Binary Adder : Binary adder is used to add two binary numbers.
In general, the adder circuit needs two binary inputs and two binary outputs. The input
variables designate the x and y; Then the output variables produce the sum and carry.
The binary addition operation of single bit is shown in the truth table
In fourth case, a binary addition is creating a sum of (1 + 1 = 10) i.e. 0 is written in the given
column and a carry of 1 over to the next column.
2/3/2019BY M INDRAJA 16
The simplified sum of products expressions are
The circuit implementation is
This circuit can not handle the carry input, so it is termed as half adder.
2/3/2019BY M INDRAJA 17
Half Adder:
A half adder is a type of adder, an electronic circuit that performs the addition of
numbers. The half adder is able to add two single binary digits and provide the
output plus a carry value.
It has 2 inputs, called A and B, twso outputs S (sum) and C (carry).
The common representation uses a XOR logic gate an AND logic gate.
Full Adder:
A full adder is a combinational circuit that forms the arithmetic sum of three inputs
and two outputs.
Two of the input variables, denoted by x and y, represented the two bits to be
added.The third input Z, represents the carry from the previous lower position.
The two outputs are designated by the symbols S for sum and C for carry
2/3/2019BY M INDRAJA 18
2/3/2019BY M INDRAJA 19
2/3/2019BY M INDRAJA 20
2/3/2019BY M INDRAJA 21
2/3/2019BY M INDRAJA 22
Ripple Carry Adder:
 The ripple carry adder is constructed by cascading full adder blocks in series.
 The carryout of one stage is fed directly to the carry-in of the next stage
 For an n-bit ripple adder , it requires n full adders.
Carry Look Ahead Adder:
A carry-lookahead adder (CLA) or fast adder is a type of adder used in digital logic.
A carry-lookahead adder improves speed by reducing the amount of time required to determine
carry bits. It can be contrasted with the simpler, but usually slower, ripple-carry adder (RCA), for
which the carry bit is calculated alongside the sum bit, and each stage must wait until the previous
carry bit has been calculated to begin calculating its own sum bit and carry bit. The carry-
lookahead adder calculates one or more carry bits before the sum, which reduces the wait time to
calculate the result of the larger-value bits of the adder.
2/3/2019BY M INDRAJA 23
2/3/2019BY M INDRAJA 24
2/3/2019BY M INDRAJA 25
2/3/2019BY M INDRAJA 26
2/3/2019BY M INDRAJA 27
2/3/2019BY M INDRAJA 28
2/3/2019BY M INDRAJA 29
2/3/2019BY M INDRAJA 30
2/3/2019BY M INDRAJA 31
2/3/2019BY M INDRAJA 32
Booth’s Algorithm:
Booth algorithm gives a procedure for multiplying binary integers in signed 2’s complement
representation in efficient way, i.e., less number of additions/subtractions required. It operates on the fact
that strings of 0’s in the multiplier require no addition but just shifting and a string of 1’s in the multiplier
from bit weight 2^k to weight 2^m can be treated as 2^(k+1 ) to 2^m.
As in all multiplication schemes, booth algorithm requires examination of the multiplier bits and shifting
of the partial product. Prior to the shifting, the multiplicand may be added to the partial product, subtracted
from the partial product, or left unchanged according to following rules:
1. The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in
a string of 1’s in the multiplier
2. The multiplier is added to the partial product upon encountering the first 0 (provided that there was a
previous ‘1’) in a string of 0’s in the multiplier.
3. The partial product does not change when the multiplier bit is identical to the previous multiplier bit.
2/3/2019BY M INDRAJA 33
2/3/2019BY M INDRAJA 34
2/3/2019BY M INDRAJA 35
2/3/2019BY M INDRAJA 36
2/3/2019BY M INDRAJA 37
2/3/2019BY M INDRAJA 38
2/3/2019BY M INDRAJA 39
THANK YOU
ALL THE BEST

More Related Content

What's hot

Laws of boolean algebra
Laws of boolean algebraLaws of boolean algebra
Laws of boolean algebra
ArunaDevi63
 
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
ISMT College
 
Half adder and full adder
Half adder and full adderHalf adder and full adder
Half adder and full adder
SanjuktaBanik
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
Unsa Shakir
 
Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)Piyush Rochwani
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
SARITHA REDDY
 
13 Boolean Algebra
13 Boolean Algebra13 Boolean Algebra
13 Boolean Algebra
Praveen M Jigajinni
 
Adder and subtrctor DLD
Adder and subtrctor  DLDAdder and subtrctor  DLD
Adder and subtrctor DLD
Rokonuzzaman Rony
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
Rojin Khadka
 
1.ripple carry adder, full adder implementation using half adder.
1.ripple carry adder, full adder implementation using half adder.1.ripple carry adder, full adder implementation using half adder.
1.ripple carry adder, full adder implementation using half adder.
MdFazleRabbi18
 
Basic MIPS implementation
Basic MIPS implementationBasic MIPS implementation
Basic MIPS implementation
kavitha2009
 
What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
Adeel Rasheed
 
1. Arithmetic Operations - Addition and subtraction of signed numbers.pptx
1. Arithmetic Operations - Addition and subtraction of signed numbers.pptx1. Arithmetic Operations - Addition and subtraction of signed numbers.pptx
1. Arithmetic Operations - Addition and subtraction of signed numbers.pptx
JEEVANANTHAMG6
 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebra
blaircomp2003
 
Adder Presentation
Adder PresentationAdder Presentation
Adder Presentation
Moeez Ahmad
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
Balakrishna Chowdary
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
gourav kottawar
 
Logical and shift micro operations
Logical and shift micro operationsLogical and shift micro operations
Logical and shift micro operations
Sanjeev Patel
 
Registers
RegistersRegisters
Registers
UMARHASSAN31
 
Half Adder and Full Adder
Half Adder and Full AdderHalf Adder and Full Adder
Half Adder and Full Adder
Shayshab Azad
 

What's hot (20)

Laws of boolean algebra
Laws of boolean algebraLaws of boolean algebra
Laws of boolean algebra
 
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
 
Half adder and full adder
Half adder and full adderHalf adder and full adder
Half adder and full adder
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
 
Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
 
13 Boolean Algebra
13 Boolean Algebra13 Boolean Algebra
13 Boolean Algebra
 
Adder and subtrctor DLD
Adder and subtrctor  DLDAdder and subtrctor  DLD
Adder and subtrctor DLD
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
 
1.ripple carry adder, full adder implementation using half adder.
1.ripple carry adder, full adder implementation using half adder.1.ripple carry adder, full adder implementation using half adder.
1.ripple carry adder, full adder implementation using half adder.
 
Basic MIPS implementation
Basic MIPS implementationBasic MIPS implementation
Basic MIPS implementation
 
What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
 
1. Arithmetic Operations - Addition and subtraction of signed numbers.pptx
1. Arithmetic Operations - Addition and subtraction of signed numbers.pptx1. Arithmetic Operations - Addition and subtraction of signed numbers.pptx
1. Arithmetic Operations - Addition and subtraction of signed numbers.pptx
 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebra
 
Adder Presentation
Adder PresentationAdder Presentation
Adder Presentation
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
Logical and shift micro operations
Logical and shift micro operationsLogical and shift micro operations
Logical and shift micro operations
 
Registers
RegistersRegisters
Registers
 
Half Adder and Full Adder
Half Adder and Full AdderHalf Adder and Full Adder
Half Adder and Full Adder
 

Similar to Arithmetic and logic unit

CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design ) CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
Sefat Ahammed Shovo
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
Nabarun Chakraborty
 
Half adder and full adder | Digital electronics | engineering
Half adder  and full adder | Digital electronics | engineeringHalf adder  and full adder | Digital electronics | engineering
Half adder and full adder | Digital electronics | engineering
NITESH POONIA
 
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
Arti Parab Academics
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
chauhankapil
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
Deepak John
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
Er. Nawaraj Bhandari
 
2 marks DPCO.pdf
2 marks DPCO.pdf2 marks DPCO.pdf
2 marks DPCO.pdf
Vhhvf
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
Nitesh Dubey
 
Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
swatymanoja
 
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSPDESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
VLSICS Design
 
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATESQUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
DrKavitaKhare
 
Lect 1 unit 2.pdf
Lect 1 unit 2.pdfLect 1 unit 2.pdf
Lect 1 unit 2.pdf
saijalvishwakarma12
 
Unit 2 module-2
Unit 2 module-2Unit 2 module-2
Unit 2 module-2
praveenabollyjoshi
 
FPGA Implementation with Digital Devices
FPGA Implementation with Digital Devices FPGA Implementation with Digital Devices
FPGA Implementation with Digital Devices
Sachin Mehta
 
Q010228189
Q010228189Q010228189
Q010228189
IOSR Journals
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational Logic
Vajira Thambawita
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
SIVALAKSHMIPANNEERSE
 

Similar to Arithmetic and logic unit (20)

CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design ) CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Half adder and full adder | Digital electronics | engineering
Half adder  and full adder | Digital electronics | engineeringHalf adder  and full adder | Digital electronics | engineering
Half adder and full adder | Digital electronics | engineering
 
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
2 marks DPCO.pdf
2 marks DPCO.pdf2 marks DPCO.pdf
2 marks DPCO.pdf
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
 
Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
 
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSPDESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
 
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATESQUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
 
Lect 1 unit 2.pdf
Lect 1 unit 2.pdfLect 1 unit 2.pdf
Lect 1 unit 2.pdf
 
Unit 2 module-2
Unit 2 module-2Unit 2 module-2
Unit 2 module-2
 
FPGA Implementation with Digital Devices
FPGA Implementation with Digital Devices FPGA Implementation with Digital Devices
FPGA Implementation with Digital Devices
 
Q010228189
Q010228189Q010228189
Q010228189
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational Logic
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 

More from IndrajaMeghavathula

Networking Technologies Basic's complete notes
Networking Technologies Basic's complete notesNetworking Technologies Basic's complete notes
Networking Technologies Basic's complete notes
IndrajaMeghavathula
 
Network layer u3
Network  layer u3Network  layer u3
Network layer u3
IndrajaMeghavathula
 
Multiple access protocol
Multiple access protocolMultiple access protocol
Multiple access protocol
IndrajaMeghavathula
 
Data link layer
Data link layerData link layer
Data link layer
IndrajaMeghavathula
 
Basics of Computer Networks
Basics of Computer NetworksBasics of Computer Networks
Basics of Computer Networks
IndrajaMeghavathula
 
Cache memory
Cache memory Cache memory
Cache memory
IndrajaMeghavathula
 
Memory Unit
Memory UnitMemory Unit
Memory Unit
IndrajaMeghavathula
 
Arithmetic and logic unit Continue...
Arithmetic and logic unit Continue...Arithmetic and logic unit Continue...
Arithmetic and logic unit Continue...
IndrajaMeghavathula
 
computer organization and architecture
computer organization and architecturecomputer organization and architecture
computer organization and architecture
IndrajaMeghavathula
 

More from IndrajaMeghavathula (9)

Networking Technologies Basic's complete notes
Networking Technologies Basic's complete notesNetworking Technologies Basic's complete notes
Networking Technologies Basic's complete notes
 
Network layer u3
Network  layer u3Network  layer u3
Network layer u3
 
Multiple access protocol
Multiple access protocolMultiple access protocol
Multiple access protocol
 
Data link layer
Data link layerData link layer
Data link layer
 
Basics of Computer Networks
Basics of Computer NetworksBasics of Computer Networks
Basics of Computer Networks
 
Cache memory
Cache memory Cache memory
Cache memory
 
Memory Unit
Memory UnitMemory Unit
Memory Unit
 
Arithmetic and logic unit Continue...
Arithmetic and logic unit Continue...Arithmetic and logic unit Continue...
Arithmetic and logic unit Continue...
 
computer organization and architecture
computer organization and architecturecomputer organization and architecture
computer organization and architecture
 

Recently uploaded

The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
kaushalkr1407
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
Home assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdfHome assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdf
Tamralipta Mahavidyalaya
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
Anna Sz.
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
GeoBlogs
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
Jisc
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
TechSoup
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
JosvitaDsouza2
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
Ashokrao Mane college of Pharmacy Peth-Vadgaon
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdfAdversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Po-Chuan Chen
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
heathfieldcps1
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
Vivekanand Anglo Vedic Academy
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
RaedMohamed3
 

Recently uploaded (20)

The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
Home assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdfHome assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdf
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdfAdversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
 

Arithmetic and logic unit

  • 1. Unit 2 Arithmetic and Logic Unit (ALU)
  • 2. Bus: In computer architecture, a bus is a communication system that transfers data between components inside a computer, or between computers. This expression covers all related hardware components (wire, optical fiber, etc.) and software, including communication protocols. Early computer buses were parallel electrical wires with multiple hardware connections, but the term is now used for any physical arrangement that provides the same logical function as a parallel electrical bus. Modern computer buses can use both parallel and bit serial connections, and can be wired in either a multi drop (electrical parallel) or daisy chain topology, or connected by switched hubs, as in the case of USB. 2/3/2019BY M INDRAJA 2
  • 5. ALU stands for Arithmetic Logic Unit: It is a digital circuit that performs Arithmetic (Add,Sub,…) and Logical (AND,OR,NOT) operations This architecture was proposed by John Von Neumann in 1945 when he was working on EDVAC (Electronic discrete variable automatic computer) 2/3/2019BY M INDRAJA 5
  • 7. Introduction: Logic gate are the basic building blocks of any digital system. It is an electronic circuit having 1 or more than 1 input and only one output. The relationship between the input and output is based on a certain logic. Based on this, logic gates are named as and gate, or gate, NOT gate et… Logic gates are mostly implemented using electronic switches like diodes or transistors, but can also be built using electromagnetic relays, vacuum tubes, fluidic logic, optics, etc. In computers or control units, a large number of electronic circuits are made up of logic gates. These processes signals are denoted by T (True) or F (False). Logic gates are mainly used in some devices like microprocessors, embedded systems, microcontrollers, registers, ALUs, MUX and also in computer memory; there are more than 100 million gates especially in microprocessors.
  • 8. Definition of Logic Gate: A logic gate is a basic building block of a circuit used to make a large number of electronic circuits. Types of Logic Gates: Different types of logic gates include AND,OR,NOT,NAND,NOR,EX-OR,EX-NOR 2/3/2019BY M INDRAJA 8
  • 9. AND Gate : When both the inputs are high, then the output is high, otherwise the output is low. 2/3/2019BY M INDRAJA 9
  • 10. OR Gate: If any of the input is high, then the output is high 2/3/2019BY M INDRAJA 10
  • 11. NOT Gate: The output is inversely proportional to the input. 2/3/2019BY M INDRAJA 11
  • 12. NAND Gate : If both the inputs are high, then the output is low, otherwise high 2/3/2019BY M INDRAJA 12
  • 13. NOR Gate: If both the inputs are low, then the output is high otherwise low. 2/3/2019BY M INDRAJA 13
  • 14. EX-OR Gate: If both the inputs are high or low, then the output is low, otherwise high. 2/3/2019BY M INDRAJA 14
  • 15. EX-NOR Gate: If both the inputs are high or low, then the output is high, otherwise low. 2/3/2019BY M INDRAJA 15
  • 16. Arithmetic Circuit: Binary Adder : Binary adder is used to add two binary numbers. In general, the adder circuit needs two binary inputs and two binary outputs. The input variables designate the x and y; Then the output variables produce the sum and carry. The binary addition operation of single bit is shown in the truth table In fourth case, a binary addition is creating a sum of (1 + 1 = 10) i.e. 0 is written in the given column and a carry of 1 over to the next column. 2/3/2019BY M INDRAJA 16
  • 17. The simplified sum of products expressions are The circuit implementation is This circuit can not handle the carry input, so it is termed as half adder. 2/3/2019BY M INDRAJA 17
  • 18. Half Adder: A half adder is a type of adder, an electronic circuit that performs the addition of numbers. The half adder is able to add two single binary digits and provide the output plus a carry value. It has 2 inputs, called A and B, twso outputs S (sum) and C (carry). The common representation uses a XOR logic gate an AND logic gate. Full Adder: A full adder is a combinational circuit that forms the arithmetic sum of three inputs and two outputs. Two of the input variables, denoted by x and y, represented the two bits to be added.The third input Z, represents the carry from the previous lower position. The two outputs are designated by the symbols S for sum and C for carry 2/3/2019BY M INDRAJA 18
  • 22. 2/3/2019BY M INDRAJA 22 Ripple Carry Adder:  The ripple carry adder is constructed by cascading full adder blocks in series.  The carryout of one stage is fed directly to the carry-in of the next stage  For an n-bit ripple adder , it requires n full adders.
  • 23. Carry Look Ahead Adder: A carry-lookahead adder (CLA) or fast adder is a type of adder used in digital logic. A carry-lookahead adder improves speed by reducing the amount of time required to determine carry bits. It can be contrasted with the simpler, but usually slower, ripple-carry adder (RCA), for which the carry bit is calculated alongside the sum bit, and each stage must wait until the previous carry bit has been calculated to begin calculating its own sum bit and carry bit. The carry- lookahead adder calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the larger-value bits of the adder. 2/3/2019BY M INDRAJA 23
  • 32. 2/3/2019BY M INDRAJA 32 Booth’s Algorithm: Booth algorithm gives a procedure for multiplying binary integers in signed 2’s complement representation in efficient way, i.e., less number of additions/subtractions required. It operates on the fact that strings of 0’s in the multiplier require no addition but just shifting and a string of 1’s in the multiplier from bit weight 2^k to weight 2^m can be treated as 2^(k+1 ) to 2^m. As in all multiplication schemes, booth algorithm requires examination of the multiplier bits and shifting of the partial product. Prior to the shifting, the multiplicand may be added to the partial product, subtracted from the partial product, or left unchanged according to following rules: 1. The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 1’s in the multiplier 2. The multiplier is added to the partial product upon encountering the first 0 (provided that there was a previous ‘1’) in a string of 0’s in the multiplier. 3. The partial product does not change when the multiplier bit is identical to the previous multiplier bit.
  • 39. 2/3/2019BY M INDRAJA 39 THANK YOU ALL THE BEST