Submit Search
Upload
Design & Simulation of Half Adder Circuit Using AVL Technique
•
0 likes
•
61 views
AI-enhanced title
IRJET Journal
Follow
https://www.irjet.net/archives/V4/i8/IRJET-V4I8292.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 6
Download now
Download to read offline
Recommended
Design a Low Power High Speed Full Adder Using AVL Technique Based on CMOS Na...
Design a Low Power High Speed Full Adder Using AVL Technique Based on CMOS Na...
IOSR Journals
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Associate Professor in VSB Coimbatore
Iaetsd design and simulation of high speed cmos full adder (2)
Iaetsd design and simulation of high speed cmos full adder (2)
Iaetsd Iaetsd
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
VLSICS Design
IRJET - Low Power Design for Fast Full Adder
IRJET - Low Power Design for Fast Full Adder
IRJET Journal
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET Journal
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
eSAT Publishing House
Efficient implementation of full adder for power analysis in cmos technology
Efficient implementation of full adder for power analysis in cmos technology
IJARIIT
Recommended
Design a Low Power High Speed Full Adder Using AVL Technique Based on CMOS Na...
Design a Low Power High Speed Full Adder Using AVL Technique Based on CMOS Na...
IOSR Journals
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Associate Professor in VSB Coimbatore
Iaetsd design and simulation of high speed cmos full adder (2)
Iaetsd design and simulation of high speed cmos full adder (2)
Iaetsd Iaetsd
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
VLSICS Design
IRJET - Low Power Design for Fast Full Adder
IRJET - Low Power Design for Fast Full Adder
IRJET Journal
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET Journal
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
eSAT Publishing House
Efficient implementation of full adder for power analysis in cmos technology
Efficient implementation of full adder for power analysis in cmos technology
IJARIIT
Design and analysis of a two stage miller compensated
Design and analysis of a two stage miller compensated
eSAT Publishing House
Ix3416271631
Ix3416271631
IJERA Editor
Building impedance matching network based on s parameter from manufacturer
Building impedance matching network based on s parameter from manufacturer
Journal Papers
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
IRJET Journal
Modified design for Full Swing SERF and High Speed SERF
Modified design for Full Swing SERF and High Speed SERF
IJERA Editor
Design of Multiplier using Low Power CMOS Technology
Design of Multiplier using Low Power CMOS Technology
Associate Professor in VSB Coimbatore
M367578
M367578
IJERA Editor
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET Journal
IRJET-Modern Z-Source Power Conversion Topologies: A Review
IRJET-Modern Z-Source Power Conversion Topologies: A Review
IRJET Journal
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
ijsrd.com
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
ijceronline
Overview of signal integrity simulation for sfp+ interface serial links with ...
Overview of signal integrity simulation for sfp+ interface serial links with ...
Conference Papers
Dual use power line for Design_For_Teastability a Cmos Reciver Design
Dual use power line for Design_For_Teastability a Cmos Reciver Design
BHUSHAN MHASKE
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
IRJET Journal
Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circui...
Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circui...
IRJET Journal
Comparative Performance Analysis of XORXNOR Function Based High-Speed CMOS Fu...
Comparative Performance Analysis of XORXNOR Function Based High-Speed CMOS Fu...
VLSICS Design
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Anil Yadav
Negative image amplifier technique for performance enhancement of ultra wideb...
Negative image amplifier technique for performance enhancement of ultra wideb...
IJECEIAES
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET Journal
PONs &Metro optical networking
PONs &Metro optical networking
Hussein tuama
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET Journal
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate
IJEEE
More Related Content
What's hot
Design and analysis of a two stage miller compensated
Design and analysis of a two stage miller compensated
eSAT Publishing House
Ix3416271631
Ix3416271631
IJERA Editor
Building impedance matching network based on s parameter from manufacturer
Building impedance matching network based on s parameter from manufacturer
Journal Papers
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
IRJET Journal
Modified design for Full Swing SERF and High Speed SERF
Modified design for Full Swing SERF and High Speed SERF
IJERA Editor
Design of Multiplier using Low Power CMOS Technology
Design of Multiplier using Low Power CMOS Technology
Associate Professor in VSB Coimbatore
M367578
M367578
IJERA Editor
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET Journal
IRJET-Modern Z-Source Power Conversion Topologies: A Review
IRJET-Modern Z-Source Power Conversion Topologies: A Review
IRJET Journal
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
ijsrd.com
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
ijceronline
Overview of signal integrity simulation for sfp+ interface serial links with ...
Overview of signal integrity simulation for sfp+ interface serial links with ...
Conference Papers
Dual use power line for Design_For_Teastability a Cmos Reciver Design
Dual use power line for Design_For_Teastability a Cmos Reciver Design
BHUSHAN MHASKE
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
IRJET Journal
Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circui...
Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circui...
IRJET Journal
Comparative Performance Analysis of XORXNOR Function Based High-Speed CMOS Fu...
Comparative Performance Analysis of XORXNOR Function Based High-Speed CMOS Fu...
VLSICS Design
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Anil Yadav
Negative image amplifier technique for performance enhancement of ultra wideb...
Negative image amplifier technique for performance enhancement of ultra wideb...
IJECEIAES
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET Journal
PONs &Metro optical networking
PONs &Metro optical networking
Hussein tuama
What's hot
(20)
Design and analysis of a two stage miller compensated
Design and analysis of a two stage miller compensated
Ix3416271631
Ix3416271631
Building impedance matching network based on s parameter from manufacturer
Building impedance matching network based on s parameter from manufacturer
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
Modified design for Full Swing SERF and High Speed SERF
Modified design for Full Swing SERF and High Speed SERF
Design of Multiplier using Low Power CMOS Technology
Design of Multiplier using Low Power CMOS Technology
M367578
M367578
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET-Modern Z-Source Power Conversion Topologies: A Review
IRJET-Modern Z-Source Power Conversion Topologies: A Review
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
Overview of signal integrity simulation for sfp+ interface serial links with ...
Overview of signal integrity simulation for sfp+ interface serial links with ...
Dual use power line for Design_For_Teastability a Cmos Reciver Design
Dual use power line for Design_For_Teastability a Cmos Reciver Design
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circui...
Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circui...
Comparative Performance Analysis of XORXNOR Function Based High-Speed CMOS Fu...
Comparative Performance Analysis of XORXNOR Function Based High-Speed CMOS Fu...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Negative image amplifier technique for performance enhancement of ultra wideb...
Negative image amplifier technique for performance enhancement of ultra wideb...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
PONs &Metro optical networking
PONs &Metro optical networking
Similar to Design & Simulation of Half Adder Circuit Using AVL Technique
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET Journal
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate
IJEEE
Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology
IJEEE
Low Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission Gate
IJEEE
IRJET- Comparison of Multiplier Design with Various Full Adders
IRJET- Comparison of Multiplier Design with Various Full Adders
IRJET Journal
High performance low leakage power full subtractor circuit design using rate ...
High performance low leakage power full subtractor circuit design using rate ...
eSAT Publishing House
Novel low power half subtractor using avl technique based on 0.18µm cmos tech...
Novel low power half subtractor using avl technique based on 0.18µm cmos tech...
IJARIIT
Implementation of Area & Power Optimized VLSI Circuits Using Logic Techniques
Implementation of Area & Power Optimized VLSI Circuits Using Logic Techniques
IOSRJVSP
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET Journal
AN IMPROVED ECG SIGNAL ACQUISITION SYSTEM THROUGH CMOS TECHNOLOGY
AN IMPROVED ECG SIGNAL ACQUISITION SYSTEM THROUGH CMOS TECHNOLOGY
BHAVANA KONERU
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET Journal
Design of Low Power Energy Efficient Carry Select Adder Using CMOS Technology
Design of Low Power Energy Efficient Carry Select Adder Using CMOS Technology
Associate Professor in VSB Coimbatore
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
ijcisjournal
Review on optimized area,delay and power efficient carry select adder using n...
Review on optimized area,delay and power efficient carry select adder using n...
IRJET Journal
Implementation of Carry Skip Adder using PTL
Implementation of Carry Skip Adder using PTL
IRJET Journal
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
IJEEE
Bl34395398
Bl34395398
IJERA Editor
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
VLSICS Design
Performance evaluation of full adder
Performance evaluation of full adder
IOSRJECE
High Speed Carryselect Adder
High Speed Carryselect Adder
ijsrd.com
Similar to Design & Simulation of Half Adder Circuit Using AVL Technique
(20)
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate
Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology
Low Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission Gate
IRJET- Comparison of Multiplier Design with Various Full Adders
IRJET- Comparison of Multiplier Design with Various Full Adders
High performance low leakage power full subtractor circuit design using rate ...
High performance low leakage power full subtractor circuit design using rate ...
Novel low power half subtractor using avl technique based on 0.18µm cmos tech...
Novel low power half subtractor using avl technique based on 0.18µm cmos tech...
Implementation of Area & Power Optimized VLSI Circuits Using Logic Techniques
Implementation of Area & Power Optimized VLSI Circuits Using Logic Techniques
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
AN IMPROVED ECG SIGNAL ACQUISITION SYSTEM THROUGH CMOS TECHNOLOGY
AN IMPROVED ECG SIGNAL ACQUISITION SYSTEM THROUGH CMOS TECHNOLOGY
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
Design of Low Power Energy Efficient Carry Select Adder Using CMOS Technology
Design of Low Power Energy Efficient Carry Select Adder Using CMOS Technology
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Review on optimized area,delay and power efficient carry select adder using n...
Review on optimized area,delay and power efficient carry select adder using n...
Implementation of Carry Skip Adder using PTL
Implementation of Carry Skip Adder using PTL
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Bl34395398
Bl34395398
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
Performance evaluation of full adder
Performance evaluation of full adder
High Speed Carryselect Adder
High Speed Carryselect Adder
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
k795866
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
srsj9000
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
KurinjimalarL3
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
Tsuyoshi Horigome
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
purnimasatapathy1234
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
9953056974 Low Rate Call Girls In Saket, Delhi NCR
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
NikhilNagaraju
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
britheesh05
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
Asst.prof M.Gokilavani
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
DeelipZope
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
Asst.prof M.Gokilavani
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Low Rate Call Girls In Saket, Delhi NCR
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
asadnawaz62
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
9953056974 Low Rate Call Girls In Saket, Delhi NCR
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
Tagore Institute of Engineering And Technology
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
PoojaBan
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
eptoze12
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
wendy cai
Recently uploaded
(20)
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
Design & Simulation of Half Adder Circuit Using AVL Technique
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1630 Design & Simulation of Half Adder Circuit Using AVL technique based on CMOS Technology 1 2 3 1M.Tech Student, Dept. of Electronics & Communication, N.I.E.T Greater Noida, Uttar Pradesh, India 2,3 Assistant Professor, Dept. of Electronics & Communication, N.I.E.T Greater Noida, Uttar Pradesh, India ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - Power optimization is a technique used in low voltage applications. Arithmetic circuits play a crucial role in designing of any VLSI system. In this paper, Arithmetic circuits are designed using Adaptive Voltage Level (AVL) techniques. This technique consumed less power as compare to conventional design. Total power dissipation is reduced by applying the AVLS (adaptive voltage level at supply) technology in which the supply potential is increased and AVLG (adaptive voltage level at ground) in which the ground potential is raise. This paper shows how we can control power using AVL techniques. The AVL technique based on Arithmetic circuit is compared to conventional design which is based on total power consumption, propagation delay, layout area, speed and is more preferred.. The result indicates that the significant reduction in power consumption of this proposed cell with the AVL technique. This design is better in designing the system that consumed less power. All the circuits are simulated on tool Micro Wind 3.1 and DSCH in 65 nanometer CMOS technology.. This technique reduces the total power dissipation by applying the adaptive voltage level at ground (AVLG) technology in which the ground potential is raised and adaptive voltage level of supply (AVLS) in which supply potential is increased. The main aim of the design is to investigate the power dissipation, power delay product, layout area, routing wires for Arithmetic circuit for the proposed design style. The simulation results shows that in all the technique AVL technique is more preferred because it takes less power consumption, delay ,fast response as compared to other techniques. Key Words: Arithmetic circuits, AVL techniques, Low Power, High Speed, VLSI 1. INTRODUCTION The simplest combinational circuit which performs the arithmetic addition of two binary digits is known as half adder.. It is the necessary building block for designing any VLSI system. Figure 1.1 shows the logic diagram of half adder. Table 1.1 represents truth table of half adder. It adds two inputs and produces the two outputs in the form of sum and carry. The sum is 1 when either of the input is one. The sum is 0 when both the inputs are 0 or Carry is one when both the inputs are 1. From the truth table the logical expression of sum output can be written as a sum of product expression by summing the inputs for which the sum is 1. S = A'B + AB' this expression can be simplified as XOR form S = A ⨁ B Carry output can be written as product of sum expression for which the carry is 1. Cout = AB 1.1 Related Work There are many papers that have been published for reducing the power consumption of the arithmetic circuits such as half adder, Full adder, Comparator and half subtractor. All are based on different methodologies for various Logic style. In such papers they have designed the circuit by using various logic design style Complementary Pass Transistor design style, Transmission Gate design style, Hybrid CMOS design style, Bridge design style and many more design style. All these designs are modified by using the technique adaptive voltage level .It has two types. The first is AVLG technique in which the ground potential is raised and second is AVLS technique in which supply potential is increased. By using AVL technique various parameter like power consumption, layout area, propagation delay, and power delay product are reduced. .The main drawback using AVL technique is the number of routed wires is increased. 1.2 Proposed Half Adder Design Style In the proposed design of Half Adder the circuit is design via XOR/XNOR & Transmission Gate design style as hybrid design and introduces this conventional design , Surya Deo Choudhary , Ashutosh kr.SinghMateshwar Singh
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1631 with AVL techniques. Variation in technology scaling introduces the variation in parameters values. If the technology is reducing more & more than the desired system would be more suitable for low power, low propagation delay and high performance. For these performance AVL techniques such as AVLG (adaptive voltage level at ground) technique in which the ground potential is raised and AVLS (adaptive voltage level at supply) technique in which supply potential is increased. For this design total number of 09 transistors is required for the operation of Half Adder. As compared to the other design style the proposed AVL technique has the following advantages such as low power dissipation, low propagation delay, less No. of transistors, less Layout area, high performance and less PDP . So that this design style makes the Half Adder more efficient .The most affected design is via AVLS technique. 1. CMOS IMPLEMENTATION OF HALF ADDER CIRCUIT The circuit is designed using CMOS as combination of Pull- up and Pull-down networks. The function of the Pull- up network is to provide a connection between the output and VDD when the output of the logic gate is meant to be 1. The function of the PDN is to connect the output to VSS when the output of the logic gate is meant to be 0. 16 numbers of transistors are needed for the implementation of half adder using CMOS. Figure shows the circuit diagram of Half Adder using CMOS design style. This design has numerous disadvantages such as more power consumption, propagation delay, routing wires and layout area. So this design is not widely used due to complex structure. Layout cell, Simulation result, MOS characteristic and Variation of Power Vs Supply voltage is shown in Fig Fig2.1: Circuit Diagram of Half Adder using CMOS Design Fig2.2: Layout cell of Half Adder using CMOS Design Fig2.3: Simulation Waveform of Half Adder using CMOS design Fig2.4: Variation of Power Vs Supply voltage of Half Adder using CMOS Conventional Design of Half Adder In conventional design of Half Adder the circuit in designed using Transmission Gate & XOR/XNOR based. Design style that requires less no. of transistors. Figure shows the circuit diagram of conventional design of Half Adder. This design requires only 6 transistors to implement the Half Adder. It requires 3 PMOS and 3 NMOS transistor to implement the Half Adder which is very less as compared to CMOS half Adder Design. The cell layout design of conventional half adder is simulated by Microwind 3.1 software at 65 nm technology at Vdd = 1.0 V at Temp. 27° C .this design consumes less power, propagation delay, layout area, routing wires, PDP as compared to CMOS Half Adder. Layout cell, Simulation result, MOS characteristic and Variation of Power Vs Supply voltage is shown in Fig
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 3.3.1 AVLG Technique Fig3.1: Circuit Diagram of Conventional Half Adder Fig3.2: Layout Cell of Conventional Half Adder Fig3.3: Simulation Waveform of Conventional Half Adder Fig3.4: Variation of Power Vs Supply voltage of Conventional Half Adder 3.3 Design of Half Adder using AVL Technique Adaptive voltage level technique is used to reduce the power consumption, propagation delay, layout area, PDP as compared to CMOS and conventional Half Adder design. In AVLS technique an additional control circuit is used at the upper end of the circuit to bring down the supply voltage. In AVLG technique control circuit is used at the lower end of the circuit to lift the ground potential of conventional half adder circuit. In AVLG technique, a combination of1 N-MOS &2 P-MOS circuits are connected in parallel. An input clock pulse is applied to the N-MOS of circuit of AVLG and all the P-MOS are connected to ground. This AVLG circuit is connected at the ground terminal of conventional one by removing ground. It would lift the ground potential of the circuit to reduce the power consumption of the conventional half adder design. Depending upon the input signal the output also varied and the usage of clock pulse is to prevent any defect in half adder during power consumption. The cell layout design of conventional half adder using AVLG technique is simulated by Microwind 3.1 software at 65 nm technology at Vdd = 1.0 V at Temp. 27° C .this design consumes less power, propagation delay , layout area , PDP as compared to CMOS and conventional Half Adder. Layout cell, Simulation result, MOS characteristic and Variation of Power Vs Supply voltage is shown in Fig. Fig4.1: Circuit Diagram of Half Adder using AVLG Technique Fig4.2: Layout cell of Half Adder using AVLG Technique © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1632
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 Fig4.3: Simulation Waveform of Half Adder using AVLG Technique Fig4.4: Variation of Power Vs Supply voltage of Half Adder using AVLG Technique AVLS Technique In AVLS technique, a combination of 2- N-MOS & 1-P-MOS are connected in parallel. So that a input clock pulse is applied at the P-MOS of circuit of AVLS circuit and the rest of the NMOS transistor is connected to the drain terminal. This approach is more valuable for reducing the power consumption also for the leakage current. . This AVLS control circuit is placed at voltage supply source terminal of the conventional half adder design in which supply is given through this control circuit. This control circuit at the upper end would bring down the supply voltage given to the whole circuit in order to reduce the power consumption of the conventional half adder design. When the input is varied corresponding output will be produced. It would reduce the leakage power by reducing the gate to source voltage and gate to drain voltage. This design would be responsible for very low power consumption.. The cell layout design of conventional half adder using AVLS technique is simulated by Microwind 3.1 software at 65 nm technology at Vdd = 1.0 V at Temp. 27° C .This design consumes less power, propagation delay, layout area, PDP as compared to Half Adder using CMOS, conventional and AVLG Technique. Layout cell, Simulation result, MOS characteristic and Variation of Power Vs Supply voltage is shown in Fig Fig5.1: Circuit Diagram of Half Adder using AVLS Technique Fig5.2: Layout cell of Half Adder using AVLS Technique Fig5.3: Simulation Waveform of Half Adder using AVLS Technique Fig5.4: Variation of Power Vs Supply voltage of Half Adder using AVLS Technique © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1633
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 RESULT REFERENCES [1]. Farshad Moradi, Dag T. Wisland, Ali Peiravi , Hamid Mahmoodi (2008)1-Bit Sub Threshold Full Adders in 65nm CMOS Technology International conference on Microelectronics 1- 4244-2370-5/08/$20.00 ©2008 IEEE [2]. S. Wariya, Himanshu Pandey, R. K. Nagaria and S. Tiwari ,(2010)Ultra low voltage high speed 1bit adder, IEEE Transactions Very Large Scale Integeration. [3]. Praveer Saxena, Dinesh Chandra, Sampath Kumar V(2011) Design of 1-Bit Full Adder for Low Power Applications IJAEST,Vol No. 10 Issue No.1,019-025 [4]. Shamima Khatoon (2012)A novel design for highly compact low power area efficient 1-bit Full Adders ,IJAET [5]. Keivan Navi and Omid Kavehei(2008)Low- Power and High-Performance 1-Bit CMOS Full- Adder Cell JOURNAL OF COMPUTERS, VOL. 3, NO. 2, FEBRUARY 2008 AUTHOR’S BIOGRAPHY CONCLUSIONS From the above result we can see that the simulation result of this half adder using Adaptive Voltage Level technique shows that the power consumption is much reduced as compared to other techniques .Propagation delay, layout area, PDP also reduced as compared to other technique. It also requires less routed wires as compared to CMOS design. Various parameters have been calculated by using Micro wind 3.1 at 65 nm technology. Design of Half Adder using AVLS technique is more efficient in speed, layout area, power consumption, routed wires and propagation delay as compared to other technique. All the circuits operate at supply voltage of 1.2 V and temp. of 27°C.By using AVL technique size of circuit is also reduced. The application of AVL technique is used to reduce the power dissipation of digital circuits. By using AVL technique power can be saved up to 60 %. Mateshwar Singh received his B. Tech Degree in Electronics and Communication Engineering from H.C.S.T Farah Mathura and he is pursuing M.Tech in VLSI Design from NIET Greater Noida. Surya Deo Choudhary has received his Ph.D. degree in Electronics & Communication Engineering from B.R. Ambedkar Bihar University in 2015. He has received his M.Tech. degree from BIT Sindri, Dhanbad in 2011 and B.Tech. in 2008. He is working as an Assistant Professor in Department of Electronics and Communication Engineering at Noida Institute of Engineering and Technology, Greater Noida. He has published many International and National Journals. His area of research is Antenna & Microwave, Passive Filters. Ashutosh Kumar Singh has 8 years of Teaching Experience and currently working as an Assistant Professor in Department of Electronics and Communication Engineering at Noida Institute of Engineering and Technology, Greater Noida. He has completed his Masters in VLSI Design, 2013 and B.Tech in Electronics and communication Engineering, 2009 from Uttar Pradesh Technical University, S. No. Parameters C-CMOS Conventional AVL G AVLS 1. Power Consumption (µw) 7.348 0.502 0.383 0.321 2. Routed Wires 50 14 35 30 3. Compiled Cells 16 / 16 6 / 6 9 / 9 9 / 9 4. Layout Area 2 (µm ) 232 96 136 128 5. Propagation Delay (ns) 0.70 0.67 0.65 0.54 6. PDP (fj) 5.1436 0.33634 0.2485 0.173 34 7. No. of N-MOS and P- MOS transistors 8, 8 3, 3 5,4 4 ,5 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1634
6.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 Lucknow. He has also worked with APS, Achen, Germany and completed his training in Applied Robotic Control. He has published papers in International and National Journals & conferences. His areas of research are Low Power VLSI Design, Automation and Robotics. © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1635
Download now