Submit Search
Upload
IRJET- FPGA Implementation of Low Power Configurable Adder for Approximate Computing
•
0 likes
•
64 views
IRJET Journal
Follow
https://www.irjet.net/archives/V6/i3/IRJET-V6I3773.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 6
Download now
Download to read offline
Recommended
IRJET- Accuracy Configurable Adder
IRJET- Accuracy Configurable Adder
IRJET Journal
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET Journal
IRJET- A Review of Approximate Adders for Energy-Efficient Digital Signal Pro...
IRJET- A Review of Approximate Adders for Energy-Efficient Digital Signal Pro...
IRJET Journal
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET Journal
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
IJERA Editor
Area–delay–power efficient carry select adder
Area–delay–power efficient carry select adder
LogicMindtech Nologies
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
Shital Badaik
IRJET- An Efficient Wallace Tree Multiplier using Modified Adder
IRJET- An Efficient Wallace Tree Multiplier using Modified Adder
IRJET Journal
Recommended
IRJET- Accuracy Configurable Adder
IRJET- Accuracy Configurable Adder
IRJET Journal
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET Journal
IRJET- A Review of Approximate Adders for Energy-Efficient Digital Signal Pro...
IRJET- A Review of Approximate Adders for Energy-Efficient Digital Signal Pro...
IRJET Journal
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET Journal
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
IJERA Editor
Area–delay–power efficient carry select adder
Area–delay–power efficient carry select adder
LogicMindtech Nologies
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
Shital Badaik
IRJET- An Efficient Wallace Tree Multiplier using Modified Adder
IRJET- An Efficient Wallace Tree Multiplier using Modified Adder
IRJET Journal
Ir3415981603
Ir3415981603
IJERA Editor
High performance parallel prefix adders with fast carry chain logic
High performance parallel prefix adders with fast carry chain logic
iaemedu
Area Time Efficient Scaling Free Rotation Mode Cordic Using Circular Trajectory
Area Time Efficient Scaling Free Rotation Mode Cordic Using Circular Trajectory
IOSR Journals
NCRTS'14-IJERT-683-688
NCRTS'14-IJERT-683-688
Kunjan Shinde
High Speed Carryselect Adder
High Speed Carryselect Adder
ijsrd.com
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
j naga sai
Design of 32 bit Parallel Prefix Adders
Design of 32 bit Parallel Prefix Adders
IOSR Journals
IRJET - Radius Approach for Inverse Kinematics of 4-R Manipulator in Spatial ...
IRJET - Radius Approach for Inverse Kinematics of 4-R Manipulator in Spatial ...
IRJET Journal
32-bit unsigned multiplier by using CSLA & CLAA
32-bit unsigned multiplier by using CSLA & CLAA
Ganesh Sambasivarao
Designing of Adders and Vedic Multiplier using Gate Diffusion Input
Designing of Adders and Vedic Multiplier using Gate Diffusion Input
IRJET Journal
Design and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select Adder
ijsrd.com
R04605106110
R04605106110
IJERA Editor
High performance parallel prefix adders with fast carry chain logic
High performance parallel prefix adders with fast carry chain logic
iaemedu
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET Journal
FPGA Implementation of High Speed Architecture of CSLA using D-Latches
FPGA Implementation of High Speed Architecture of CSLA using D-Latches
Editor IJMTER
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
Implementation of Low Power and Area-Efficient Carry Select Adder
Implementation of Low Power and Area-Efficient Carry Select Adder
IJMTST Journal
HARDWARE EFFICIENT SCALING FREE VECTORING AND ROTATIONAL CORDIC FOR DSP APPLI...
HARDWARE EFFICIENT SCALING FREE VECTORING AND ROTATIONAL CORDIC FOR DSP APPLI...
VLSICS Design
IRJET- Optimum Design of Fan, Queen and Pratt Trusses
IRJET- Optimum Design of Fan, Queen and Pratt Trusses
IRJET Journal
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
IRJET Journal
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
IJERA Editor
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET Journal
More Related Content
What's hot
Ir3415981603
Ir3415981603
IJERA Editor
High performance parallel prefix adders with fast carry chain logic
High performance parallel prefix adders with fast carry chain logic
iaemedu
Area Time Efficient Scaling Free Rotation Mode Cordic Using Circular Trajectory
Area Time Efficient Scaling Free Rotation Mode Cordic Using Circular Trajectory
IOSR Journals
NCRTS'14-IJERT-683-688
NCRTS'14-IJERT-683-688
Kunjan Shinde
High Speed Carryselect Adder
High Speed Carryselect Adder
ijsrd.com
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
j naga sai
Design of 32 bit Parallel Prefix Adders
Design of 32 bit Parallel Prefix Adders
IOSR Journals
IRJET - Radius Approach for Inverse Kinematics of 4-R Manipulator in Spatial ...
IRJET - Radius Approach for Inverse Kinematics of 4-R Manipulator in Spatial ...
IRJET Journal
32-bit unsigned multiplier by using CSLA & CLAA
32-bit unsigned multiplier by using CSLA & CLAA
Ganesh Sambasivarao
Designing of Adders and Vedic Multiplier using Gate Diffusion Input
Designing of Adders and Vedic Multiplier using Gate Diffusion Input
IRJET Journal
Design and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select Adder
ijsrd.com
R04605106110
R04605106110
IJERA Editor
High performance parallel prefix adders with fast carry chain logic
High performance parallel prefix adders with fast carry chain logic
iaemedu
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET Journal
FPGA Implementation of High Speed Architecture of CSLA using D-Latches
FPGA Implementation of High Speed Architecture of CSLA using D-Latches
Editor IJMTER
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
Implementation of Low Power and Area-Efficient Carry Select Adder
Implementation of Low Power and Area-Efficient Carry Select Adder
IJMTST Journal
HARDWARE EFFICIENT SCALING FREE VECTORING AND ROTATIONAL CORDIC FOR DSP APPLI...
HARDWARE EFFICIENT SCALING FREE VECTORING AND ROTATIONAL CORDIC FOR DSP APPLI...
VLSICS Design
What's hot
(18)
Ir3415981603
Ir3415981603
High performance parallel prefix adders with fast carry chain logic
High performance parallel prefix adders with fast carry chain logic
Area Time Efficient Scaling Free Rotation Mode Cordic Using Circular Trajectory
Area Time Efficient Scaling Free Rotation Mode Cordic Using Circular Trajectory
NCRTS'14-IJERT-683-688
NCRTS'14-IJERT-683-688
High Speed Carryselect Adder
High Speed Carryselect Adder
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
Design of 32 bit Parallel Prefix Adders
Design of 32 bit Parallel Prefix Adders
IRJET - Radius Approach for Inverse Kinematics of 4-R Manipulator in Spatial ...
IRJET - Radius Approach for Inverse Kinematics of 4-R Manipulator in Spatial ...
32-bit unsigned multiplier by using CSLA & CLAA
32-bit unsigned multiplier by using CSLA & CLAA
Designing of Adders and Vedic Multiplier using Gate Diffusion Input
Designing of Adders and Vedic Multiplier using Gate Diffusion Input
Design and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select Adder
R04605106110
R04605106110
High performance parallel prefix adders with fast carry chain logic
High performance parallel prefix adders with fast carry chain logic
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
FPGA Implementation of High Speed Architecture of CSLA using D-Latches
FPGA Implementation of High Speed Architecture of CSLA using D-Latches
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
Implementation of Low Power and Area-Efficient Carry Select Adder
Implementation of Low Power and Area-Efficient Carry Select Adder
HARDWARE EFFICIENT SCALING FREE VECTORING AND ROTATIONAL CORDIC FOR DSP APPLI...
HARDWARE EFFICIENT SCALING FREE VECTORING AND ROTATIONAL CORDIC FOR DSP APPLI...
Similar to IRJET- FPGA Implementation of Low Power Configurable Adder for Approximate Computing
IRJET- Optimum Design of Fan, Queen and Pratt Trusses
IRJET- Optimum Design of Fan, Queen and Pratt Trusses
IRJET Journal
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
IRJET Journal
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
IJERA Editor
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET Journal
IRJET - Approximate Unsigned Multiplier with Varied Error Rate
IRJET - Approximate Unsigned Multiplier with Varied Error Rate
IRJET Journal
IRJET- Performance Evalution of Gate Diffusion Input and Modified Gate Di...
IRJET- Performance Evalution of Gate Diffusion Input and Modified Gate Di...
IRJET Journal
IRJET- Implementation and Analysis of Hybridization in Modified Parallel Adde...
IRJET- Implementation and Analysis of Hybridization in Modified Parallel Adde...
IRJET Journal
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET Journal
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adder
IRJET Journal
IRJET- A Fully Digital Front-End Architecture for ECG Acquisition System with...
IRJET- A Fully Digital Front-End Architecture for ECG Acquisition System with...
IRJET Journal
Review on optimized area,delay and power efficient carry select adder using n...
Review on optimized area,delay and power efficient carry select adder using n...
IRJET Journal
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
IRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
IRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
IRJET Journal
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
IRJET Journal
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET Journal
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET Journal
A Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate Design
IRJET Journal
Design Optimization and CFD Analysis of Car using Active Mounting to Reduce D...
Design Optimization and CFD Analysis of Car using Active Mounting to Reduce D...
IRJET Journal
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET Journal
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
IRJET Journal
Similar to IRJET- FPGA Implementation of Low Power Configurable Adder for Approximate Computing
(20)
IRJET- Optimum Design of Fan, Queen and Pratt Trusses
IRJET- Optimum Design of Fan, Queen and Pratt Trusses
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET - Approximate Unsigned Multiplier with Varied Error Rate
IRJET - Approximate Unsigned Multiplier with Varied Error Rate
IRJET- Performance Evalution of Gate Diffusion Input and Modified Gate Di...
IRJET- Performance Evalution of Gate Diffusion Input and Modified Gate Di...
IRJET- Implementation and Analysis of Hybridization in Modified Parallel Adde...
IRJET- Implementation and Analysis of Hybridization in Modified Parallel Adde...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adder
IRJET- A Fully Digital Front-End Architecture for ECG Acquisition System with...
IRJET- A Fully Digital Front-End Architecture for ECG Acquisition System with...
Review on optimized area,delay and power efficient carry select adder using n...
Review on optimized area,delay and power efficient carry select adder using n...
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
IRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
A Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate Design
Design Optimization and CFD Analysis of Car using Active Mounting to Reduce D...
Design Optimization and CFD Analysis of Car using Active Mounting to Reduce D...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
vipinkmenon1
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
purnimasatapathy1234
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
britheesh05
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting .
Satyam Kumar
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
abhishek36461
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
wendy cai
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
k795866
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
KurinjimalarL3
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
rehmti665
power system scada applications and uses
power system scada applications and uses
DevarapalliHaritha
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
DeelipZope
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
GDSCAESB
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
hassan khalil
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
eptoze12
Internship report on mechanical engineering
Internship report on mechanical engineering
malavadedarshan25
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Dr.Costas Sachpazis
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
ssuser7cb4ff
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
Dr. Gudipudi Nageswara Rao
Recently uploaded
(20)
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting .
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
power system scada applications and uses
power system scada applications and uses
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
Internship report on mechanical engineering
Internship report on mechanical engineering
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
IRJET- FPGA Implementation of Low Power Configurable Adder for Approximate Computing
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 6989 FPGA implementation of low power configurable adder for approximate computing Mrs.B.Sathyabhama, T.Anitha, G.Bhavani , K.R Praveena, A.Charumathi 1Professor, Dept. of ECE, Panimalar Engineering College, Poonamalle, TamilNadu, India. 2, 3, 4,5UG students, Dept. of ECE, Panimalar Engineering College, Poonamalle, TamilNadu, India. ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - Approximate computing is an efficient approach for error-tolerant applications because it can trade off accuracy for power. Addition is a key fundamental function for these applications. In this paper, we proposed a low-power yet high speed accuracy-configurable adder that also maintains a small design area. The proposed adder is based on the conventional carry look-ahead adder, and its configurability of accuracy is realized by masking the carry propagation at runtime. Compared with the conventional carry look-ahead adder, it have area overhead, the proposed 16-bit adder reduced power consumption, and critical path delay most according to the accuracy configuration settings, respectively. Furthermore, compared with other previously studied adders, the experimental results demonstrate that the proposed adder achieved the original purpose of optimizing both power and speed simultaneously without reducing the accuracy. 1.INTRODUCTION Approximate computing has emerged as a potential solution for the design of energy-efficient digital systems. Applications such as multimedia, recognition and data mining are inherently error- tolerant and do not require a perfect accuracy in computation. For these applications, approximate circuits may play an important role as a promising alternative for reducing area, power and delay in digital systems that can tolerate some loss of accuracy, thereby achieving better performance in energy efficiency. Commonly used multimedia applications have Digital Signal Processing (DSP) blocks as their backbone. Most of these DSP blocks implement image and video processing algorithms, where the ultimate output is either an image or a video for human consumption. The limited perception of human vision allows the outputs of these algorithms to be numerically approximate rather than accurate. This relaxation on numerical exactness provides some freedom to carry out imprecise or approximate computation. The freedom can be taken advantage of to come up with low- power designs at different levels of design abstraction, viz. logic, architecture, and algorithm. EXISTING SYSTEM An accuracy gracefully-degrading adder (GDA) which allows the accurate and approximate sums of its sub adders to be selected at any time. Our adder proposed in this paper does not consider a pipeline structure either. To generate outputs with different levels of computation accuracy and to obtain the configurability of accuracy, some multiplexers and additional logic blocks are required. However, the additional logic blocks require more area. Furthermore, these blocks will cause power wastage when their outputs are not used to generate a sum.
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 6990 This problem was addressed based on a low-power configurable adder that generates an approximate sum by using OR gates. The proposed adder also uses OR gates to generate an approximate sum, and focuses on only power consumption and its delay is large. Thus, it may fail to meet the speed requirement of an application BLOCK DIAGRAM OF CARRY MASKABLE ADDER PROPOSED SYSTEM In this paper, we propose a configurable approximate adder, which consumes lesser power with a comparable delay and area. In addition, the delay observed with the proposed adder is smaller with comparable power vaccuracy configurability the proposed adder achieved the optimization of power and delay simultaneously and with no bias toward either. We implemented the proposed adder, the conventional carry look-ahead adder (CLA), and the ripple carry adder (RCA) in Verilog HDL. Then we evaluated the power consumption, critical path delay, and design area for each of these implementations. Compared with the conventional CLA, mean relative error distance (MRED), the proposed adder reduced power consumption and critical path delay. We provided a crosswise comparison to demonstrate the superiority of the proposed adder. Moreover, we implemented two previously studied configurable adders to evaluate power consumption, critical path delay, design area, and accuracy MODULE EXPLANATION: ACCURACY-CONFIGURABLE ADDER:
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 6991 Typically, a CLA consists of three parts: (1) half adders for carry generation (G) and propagation (P) signals preparation, (2) carry look-ahead units for carry generation, and (3) XOR gates for sum generation. We focus on the half adders for G and P signals preparation in part 1. Consider an n-bit CLA; each part of it can be obtained as follows: Where, iis denoted the bit position from the least significant bit. Note that owing to reuse of the circuit of Ai XOR Bi for Si generation, here Pi is defined as Ai XOR Bi instead of Ai OR Bi. Because C0 is equal to G0, if G0 is 0, C0 will be 0. We find that C1 is equal to G1 when C0 is 0. In other words, if G0 and G1 are equal to 0, C0 and C1 will be 0. By expanding the above to i, Ci will be 0 when G0, G1, …, Gi are all 0. This means that the carry propagation from C0 to Ci is masked. We can obtain that Si is equal to Pi when Ci-1 is 0. Fig. (a) An accurate half adder, and (b) a half adder with a select signal. From the perspective of approximate computing, if G is controllable and can be controlled to be 0, the carry propagation will be masked and S (=P) can be considered as an approximate sum. In other words, we can obtain the selectivity of S between the accurate and approximate sum if we can control G to be A AND B or 0. Evidently, we can achieve selectivity by adding a select signal. Figure (a) is a conventional half adder and Fig. (b) is a half adder to which the select signal has been added. Compared with the conventional half adder, we add a signal named “M_X” as the select signal and use a 3- input AND gate to replace the 2-input one. When M_X = 1, the function of G is the same as that of a conventional half adder; when M_X = 0, G is equal to 0. Fig. A carry-maskable half adder.
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 6992 Fig: Structure of the proposed 16-bit adder. The structure of the proposed 16-bit adder is shown in Fig. as an example. Four groups (CMHA3-0, CMHA7-4, CMHA11- 8, and CMHA15-12) are used to prepare the P and G signals. Each group comprises four CMHAs There is no mask signal for CMHA15-12 in this example; therefore, accurate P15-12 (= A15- 12 XOR B15-12) and G15-12 (= A15-12 AND B15-12) are always obtained. P15-0 and G15-0 are the outputs from Part 1 and are connected to Part 2. Note that P15-0 is also connected to Part 3 for sum generation. In Part 2, four 4-bit carry look-ahead units (unit 0, 1, 2, 3) generate four PGs (PG0, PG1, PG2, and PG3), four GGs (GG0, GG1, GG2, and GG3), and 12 carries (C2-0, C6-4, C10-8, and C14-12) first, and then the carry look-ahead unit 4 generates the remaining four carries (C3, C7, C11, and C15) by using the PGs and GGs. C15-0 is the output of Part 2 and is connected to Part 3. The fifteen 2-input XOR gates in Part 3 generate the sum. OUTPUT: EXISTING TECHNIQUE: IF M-X = 1 ,CARRY will generate, If m_x = 0, CARRY will not be generated. . TIMIMG ANALYSIS
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 6993 DESIGN SUMMARY: PROPOSED CODE: IF M-X = 1 ,CARRY will generate, If M_X = 0, CARRY will not be generated. DESIGN SUMMARY (AREA ANALYSIS): TIMING ANALYS CONCLUSIONS without suffering the cost of the increase in power or in delay for configurability was proposed. The proposed adder is based on the conventional CLA, and its configurability of accuracy is realized by masking the carry propagation at runtime. The experimental results demonstrate that the proposed adder delivers significant power savings and speedup with a small area overhead than those of the conventional CLA. Furthermore, compared with previously studied configurable adders, the experimental results demonstrate that
6.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 6994 the proposed adder achieves the original purpose of delivering an unbiased optimized result between power and delay without sacrificing accuracy. It was also found that the quality requirements of the evaluated application were not compromised. ACKNOWLEDGEMENT: We would like to express our special thanks of gratitude to all my teachers as well as our principal who gave us the golden opportunity to do this wonderful project on this topic. REFERENCES “Energy-Aware Probabilistic Multiplier: Design and Analysis”, Mark S. K. Lau, Keck- Voon Ling, Yun-Chung Chu. “Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications”, H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas. “A Low-Power Configurable Adder for Approximate Applications”, Tongxin Yang TomoakiUkezonoToshinori Sato. “Low-Power Digital Signal Processing Using Approximate Adders”, Vaibhav Gupta, Debabrata Mohapatra, Anand Raghunathan and Kaushik Roy. “On Reconfiguration-Oriented Approximate Adder Design and Its Application”, Rong Ye, Ting Wang, Feng Yuan, Rakesh Kumar and Qiang Xu. ”Addition related arithmetic operations via controlled transport of charge”, Sorin Cotofana , Casper Lageweg , Stamatis Vasiallidis. DESCRIPTION AREA ANALYSIS TIMING ANALYSIS EXISTING TECHNIQUE 39 LUT’s 18.275 ns PROPOSED TECHNIQUE 24 LUT’s 13.118 ns
Download now