The document discusses optimizing power and timing of RISC-V processors and systems. It describes evaluating pipeline stages, widths and speeds of RISC-V cores. It also discusses modeling SoC architectures containing RISC-V processors using VisualSim to evaluate power, performance and hardware accelerators for applications like media and SSD controllers.