This document discusses synchronization in telecommunications networks. It describes:
1. The hierarchy of synchronization sources from primary reference clocks (PRCs) down to slave clocks in network elements. PRCs provide the highest level of synchronization reference signals.
2. The transport of synchronization signals along chains of synchronous digital hierarchy (SDH) network elements between synchronization supply units (SSUs). Network elements recover clocks and regenerate transport signals.
3. Requirements for avoidance of timing loops and maintenance of synchronization quality levels down the chain. Signals are squelched if quality falls below certain levels. Chains can switch to downstream synchronization under faults.
Data Communications,Data Networks,computer communications,multiplexing,spread spectrum,protocol architecture,data link protocols,signal encoding techniques,transmission media
Data Communications,Data Networks,computer communications,multiplexing,spread spectrum,protocol architecture,data link protocols,signal encoding techniques,transmission media
This slide gives an introduction to the need of multiplexing . The two basic types of multiplexing are Frequency division multiplexing and time division multiplexing. These slide provides with the basics of both . How these techniques work and what is the difference between them
In communication system, intersymbol interference (ISI) is a form of distortion of a signal in which one symbol interferes with subsequent symbols. This is an unwanted phenomenon as the previous symbols have similar effect as noise, thus making the communication less reliable.
In communication system, the Nyquist ISI criterion describes the conditions which when satisfied by a communication channel (including responses of transmit and receive filters), result in no intersymbol interference(ISI). It provides a method for constructing band-limited functions to overcome the effects of intersymbol interference.
Linear Predictive Coding (LPC) is one of the most powerful speech analysis techniques, and one of the most useful methods for encoding good quality speech at a low bit rate. It provides extremely accurate estimates of speech parameters, and is relatively efficient for computation.
We Offering Embedded Base Automation ,Power electronics ,Bio medical Products in India,As well as We providing International, University ,Projects Guidance for Engineering Students,
Services we Offer
Industries
Colleges
Security System
This slide gives an introduction to the need of multiplexing . The two basic types of multiplexing are Frequency division multiplexing and time division multiplexing. These slide provides with the basics of both . How these techniques work and what is the difference between them
In communication system, intersymbol interference (ISI) is a form of distortion of a signal in which one symbol interferes with subsequent symbols. This is an unwanted phenomenon as the previous symbols have similar effect as noise, thus making the communication less reliable.
In communication system, the Nyquist ISI criterion describes the conditions which when satisfied by a communication channel (including responses of transmit and receive filters), result in no intersymbol interference(ISI). It provides a method for constructing band-limited functions to overcome the effects of intersymbol interference.
Linear Predictive Coding (LPC) is one of the most powerful speech analysis techniques, and one of the most useful methods for encoding good quality speech at a low bit rate. It provides extremely accurate estimates of speech parameters, and is relatively efficient for computation.
We Offering Embedded Base Automation ,Power electronics ,Bio medical Products in India,As well as We providing International, University ,Projects Guidance for Engineering Students,
Services we Offer
Industries
Colleges
Security System
Social Engagement Strategies: Attracting New Audiences and Funding in the Age...YapperGirl
Arts organizations are more challenged than ever before to attract new audiences and funding. Here's how to do it using social media. Originally presented by Suzanne Oehler at the Engage(dot)Next Arts Marketing Conference in San Jose, California on November 13, 2013
Telecordia NIST/WSTS Workshop: Mobile Backhaul SynchronizationADVA
Check out the Mobile Backhaul Synchronization slides that Gil Biran will be presenting at this week's Telecordia NIST/WSTS workshop in San Jose, California
Random broadcast based distributed consensus clock synchronization for mobile...LogicMindtech Nologies
NS2 Projects for M. Tech, NS2 Projects in Vijayanagar, NS2 Projects in Bangalore, M. Tech Projects in Vijayanagar, M. Tech Projects in Bangalore, NS2 IEEE projects in Bangalore, IEEE 2015 NS2 Projects, WSN and MANET Projects, WSN and MANET Projects in Bangalore, WSN and MANET Projects in Vijayangar
Design Of Sub Synchronous Damping Controller (SSDC) For TCSC To Improve Power...inventionjournals
International Journal of Engineering and Science Invention (IJESI) is an international journal intended for professionals and researchers in all fields of computer science and electronics. IJESI publishes research articles and reviews within the whole field Engineering Science and Technology, new teaching methods, assessment, validation and the impact of new technologies and it will continue to provide information on the latest trends and developments in this ever-expanding subject. The publications of papers are selected through double peer reviewed to ensure originality, relevance, and readability. The articles published in our journal can be accessed online.
A Novel Direct Torque Control for Induction Machine Drive System with Low Tor...IAES-IJPEDS
The conventional Direct Torque Control (DTC) is known to produce a quick and robust response in AC drives. However, during steady state, stator flux and electromagnetic torque which results in incorrect speed estimations and acoustical noise. A modified Direct Torque Control (DTC) by using Space Vector Modulation (DTC-SVM) for induction machine is proposed in this paper. Using this control strategy, the ripples introduced in torque and flux are reduced. This paper presents a novel approach to design and implementation of a high perfromane torque control (DTC-SVM) of induction machine using Field Programmable gate array (FPGA). The performance of the proposed control scheme is evaluated through digital simulation using Matlab\Simulink and Xilinx System Generator. The simulation results are used to verify the effectiveness of the proposed control strategy.
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...Piero Belforte
This paper describes PWLFIT+, an extension to the frequency domain ofPWLFIT, a new paradigm in time-domain macromodel ing for linear multiportsystems, based on a piecewise-linea r (PWL) behavioral representation of the S-parameters step response.
An Adaptive Neuro-Fuzzy Inference Distributed Power Flow Controller (DPFC) in...IAES-IJPEDS
A well-prepared abstract enables the reader to identify the basic content of a document quickly and accurately, to determine its relevance to their interests, and thus to decide whether to read the document in its entirety. The Abstract should be informative and completely self-explanatory, provide a clear statement of the problem, the proposed approach or solution, and point out major findings and conclusions. The Abstract should be 100 to 200 words in length. The abstract should be written in the past tense. Standard nomenclature should be used and abbreviations should be avoided. No literature should be cited. The keyword list provides the opportunity to add keywords, used by the indexing and abstracting services, in addition to those already present in the title. Judicious use of keywords may increase the ease with which interested parties can locate our article.
Cyclostationary analysis of polytime coded signals for lpi radarseSAT Journals
Abstract In Radars, an electromagnetic waveform will be sent, and an echo of the same signal will be received by the receiver. From this received signal, by extracting various parameters such as round trip delay, doppler frequency it is possible to find distance, speed, altitude, etc. However, nowadays as the technology increases, intruders are intercepting transmitted signal as it reaches them, and they will be extracting the characteristics and trying to modify them. So there is a need to develop a system whose signal cannot be identified by no cooperative intercept receivers. That is why LPI radars came into existence. In this paper a brief discussion on LPI radar and its modulation (Polytime code (PT1)), detection (Cyclostationary (DFSM & FAM) techniques such as DFSM, FAM are presented and compared with respect to computational complexity.
Keywords—LPI Radar, Polytime codes, Cyclostationary DFSM, and FAM
Performance Analysis of Differential Beamforming in Decentralized NetworksIJECEIAES
This paper proposes and analyzes a novel differential distributed beamforming strategy for decentralized two-way relay networks. In our strategy, the phases of the received signals at all relays are synchronized without requiring channel feedback or training symbols. Bit error rate (BER) expressions of the proposed strategy are provided for coherent and differential M-PSK modulation. Upper bounds, lower bounds, and simple approximations of the BER are also derived. Based on the theoretical and simulated BER performance, the proposed strategy offers a high system performance and low decoding complexity and delay without requiring channel state information at any transmitting or receiving antenna. Furthermore, the simple approximation of the BER upper bound shows that the proposed strategy enjoys the full diversity gain which is equal to the number of transmitting antennas.
DESIGN OF V-BAND SUBSTRATE INTEGRATED WAVEGUIDE POWER DIVIDER, CIRCULATOR AND...cscpconf
Recently there is growing interest in a new technology, substrate integrated waveguide (SIW), it has been applied successfully to the conception of planar compact components for the microwave and millimeter waves applications. In this tudy, a V-band substrate integrated waveguide power divider, circulator and coupler are conceived and optimized by Ansoft FSS code. Thus, through this modeling, design considerationsand results are discussed and presented. Attractive features including compact size and planar form make these devices structure easily integrated in planar circuits.
A novel delay dictionary design for compressive sensing-based time varying ch...TELKOMNIKA JOURNAL
Compressive sensing (CS) is a new attractive technique adopted for Linear Time Varying channel estimation. orthogonal frequency division multiplexing (OFDM) was proposed to be used in 4G and 5G which supports high data rate requirements. Different pilot aided channel estimation techniques were proposed to better track the channel conditions, which consumes bandwidth, thus, considerable data rate reduced. In order to estimate the channel with minimum number of pilots, compressive sensing CS was proposed to efficiently estimate the channel variations. In this paper, a novel delay dictionary-based CS was designed and simulated to estimate the linear time varying (LTV) channel. The proposed dictionary shows the suitability of estimating the channel impulse response (CIR) with low to moderate Doppler frequency shifts with acceptable bit error rate (BER) performance.
CMOS ring oscillator delay cell performance: a comparative studyIJECEIAES
A common voltage-controlled oscillator (VCO) architecture used in the phase locked loop (PLL) is the ring oscillator (RO). RO consist of number of inverters cascaded together as the input of the first stage connected to the output of the last stage. It is important to design the RO to be work at desired frequency depend on application with low power consumption. This paper presents a review the performance evaluation of different delay cell topologies the implemented in the ring oscillator. The various topologies analyzed includes current starved delay cell, differential delay cell and current follower cell. Performance evaluation includes frequency range, frequency stability, phase noise and power consumption had been reviewed and comparison of different topologies has been discussed. It is observed that starved current delay cell have lower power consumption and the different of the frequency range is small as compared to other type of delay cell.
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...ssuser7dcef0
Power plants release a large amount of water vapor into the
atmosphere through the stack. The flue gas can be a potential
source for obtaining much needed cooling water for a power
plant. If a power plant could recover and reuse a portion of this
moisture, it could reduce its total cooling water intake
requirement. One of the most practical way to recover water
from flue gas is to use a condensing heat exchanger. The power
plant could also recover latent heat due to condensation as well
as sensible heat due to lowering the flue gas exit temperature.
Additionally, harmful acids released from the stack can be
reduced in a condensing heat exchanger by acid condensation. reduced in a condensing heat exchanger by acid condensation.
Condensation of vapors in flue gas is a complicated
phenomenon since heat and mass transfer of water vapor and
various acids simultaneously occur in the presence of noncondensable
gases such as nitrogen and oxygen. Design of a
condenser depends on the knowledge and understanding of the
heat and mass transfer processes. A computer program for
numerical simulations of water (H2O) and sulfuric acid (H2SO4)
condensation in a flue gas condensing heat exchanger was
developed using MATLAB. Governing equations based on
mass and energy balances for the system were derived to
predict variables such as flue gas exit temperature, cooling
water outlet temperature, mole fraction and condensation rates
of water and sulfuric acid vapors. The equations were solved
using an iterative solution technique with calculations of heat
and mass transfer coefficients and physical properties.
Hierarchical Digital Twin of a Naval Power SystemKerry Sado
A hierarchical digital twin of a Naval DC power system has been developed and experimentally verified. Similar to other state-of-the-art digital twins, this technology creates a digital replica of the physical system executed in real-time or faster, which can modify hardware controls. However, its advantage stems from distributing computational efforts by utilizing a hierarchical structure composed of lower-level digital twin blocks and a higher-level system digital twin. Each digital twin block is associated with a physical subsystem of the hardware and communicates with a singular system digital twin, which creates a system-level response. By extracting information from each level of the hierarchy, power system controls of the hardware were reconfigured autonomously. This hierarchical digital twin development offers several advantages over other digital twins, particularly in the field of naval power systems. The hierarchical structure allows for greater computational efficiency and scalability while the ability to autonomously reconfigure hardware controls offers increased flexibility and responsiveness. The hierarchical decomposition and models utilized were well aligned with the physical twin, as indicated by the maximum deviations between the developed digital twin hierarchy and the hardware.
A review on techniques and modelling methodologies used for checking electrom...nooriasukmaningtyas
The proper function of the integrated circuit (IC) in an inhibiting electromagnetic environment has always been a serious concern throughout the decades of revolution in the world of electronics, from disjunct devices to today’s integrated circuit technology, where billions of transistors are combined on a single chip. The automotive industry and smart vehicles in particular, are confronting design issues such as being prone to electromagnetic interference (EMI). Electronic control devices calculate incorrect outputs because of EMI and sensors give misleading values which can prove fatal in case of automotives. In this paper, the authors have non exhaustively tried to review research work concerned with the investigation of EMI in ICs and prediction of this EMI using various modelling methodologies and measurement setups.
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsVictor Morales
K8sGPT is a tool that analyzes and diagnoses Kubernetes clusters. This presentation was used to share the requirements and dependencies to deploy K8sGPT in a local environment.
Understanding Inductive Bias in Machine LearningSUTEJAS
This presentation explores the concept of inductive bias in machine learning. It explains how algorithms come with built-in assumptions and preferences that guide the learning process. You'll learn about the different types of inductive bias and how they can impact the performance and generalizability of machine learning models.
The presentation also covers the positive and negative aspects of inductive bias, along with strategies for mitigating potential drawbacks. We'll explore examples of how bias manifests in algorithms like neural networks and decision trees.
By understanding inductive bias, you can gain valuable insights into how machine learning models work and make informed decisions when building and deploying them.
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...Amil Baba Dawood bangali
Contact with Dawood Bhai Just call on +92322-6382012 and we'll help you. We'll solve all your problems within 12 to 24 hours and with 101% guarantee and with astrology systematic. If you want to take any personal or professional advice then also you can call us on +92322-6382012 , ONLINE LOVE PROBLEM & Other all types of Daily Life Problem's.Then CALL or WHATSAPP us on +92322-6382012 and Get all these problems solutions here by Amil Baba DAWOOD BANGALI
#vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore#blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #blackmagicforlove #blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #Amilbabainuk #amilbabainspain #amilbabaindubai #Amilbabainnorway #amilbabainkrachi #amilbabainlahore #amilbabaingujranwalan #amilbabainislamabad
Using recycled concrete aggregates (RCA) for pavements is crucial to achieving sustainability. Implementing RCA for new pavement can minimize carbon footprint, conserve natural resources, reduce harmful emissions, and lower life cycle costs. Compared to natural aggregate (NA), RCA pavement has fewer comprehensive studies and sustainability assessments.
Water billing management system project report.pdfKamal Acharya
Our project entitled “Water Billing Management System” aims is to generate Water bill with all the charges and penalty. Manual system that is employed is extremely laborious and quite inadequate. It only makes the process more difficult and hard.
The aim of our project is to develop a system that is meant to partially computerize the work performed in the Water Board like generating monthly Water bill, record of consuming unit of water, store record of the customer and previous unpaid record.
We used HTML/PHP as front end and MYSQL as back end for developing our project. HTML is primarily a visual design environment. We can create a android application by designing the form and that make up the user interface. Adding android application code to the form and the objects such as buttons and text boxes on them and adding any required support code in additional modular.
MySQL is free open source database that facilitates the effective management of the databases by connecting them to the software. It is a stable ,reliable and the powerful solution with the advanced features and advantages which are as follows: Data Security.MySQL is free open source database that facilitates the effective management of the databases by connecting them to the software.
38. However, RMS values are useful for characterizing or modeling jitter
accumulation in long line systems using SDH regenerators, for example, and the
appropriate specifications use this metric instead of Peak‐to‐Peak.
38
40. TIE is defined as the phase difference between the signal being measured and
the reference clock, typically measured in ns. TIE is conventionally set to zero at
the start of the total measurement period T. Therefore TIE gives the phase
change since the measurement began.
40
41. In order to calculate MTIE at a certain observation interval t from the
measurement of TIE, a time window of length t is moved across the entire
duration of TIE data, storing the peak value. The peak value is the MTIE(t) at that
particular t. This process is repeated for each value of t desired.
For example, the Figure in page 40 shows a window of length t=20 sec at a
particular position. The Peak‐to‐Peak TIE for that window is 4 ns. However, as the
20 sec window is slid through the entire measurement period the largest value20 sec window is slid through the entire measurement period, the largest value
of PPTIE is actually 11 ns (at about 30 sec into the measurement). Therefore
MTIE(20 s) = 11 ns.
41
42. The above Figure shows the complete plot of MTIE(t) corresponding to the plot
of TIE in the Figure in page 40. The rapid 8 ns transient at t = 30 s is reflected in
the value MTIE(t) = 8 ns for very small t.
It should be noted that the MTIE plot is monotonically increasing with
observation interval and that the largest transient masks events of lesser
amplitude.
42
44. The above Figure shows two plots of TDEV(t). The first plot (for T=100s),
corresponding to the TIE data of the Figure in page 40 shows TDEV rising with t.
This is because, for the short measurement period T=100s, the two transients in
that Figure dominate.
If we were to make a longer TIE measurement out to T = 250s, the effect of the
two transients on TDEV would become less, assuming there are no more
transients The TDEV characteristic labeled T=250 s would be the resulttransients. The TDEV characteristic labeled T=250 s would be the result.
It should also be noted that TDEV is insensitive to constant phase slope
(frequency offset).
To calculate TDEV for a particular t, the overall measurement period T must be at
least 3t. For an accurate measure of TDEV, a measurement period of at least
12t is required. This is because the rms part of the TDEV calculation requires
sufficient time to get a good statistical average.
44
67. The SEC has been defined as the performance feature set for the equipment timing
generator of synchronous (especially SDH) telecom equipment (SETG). Its transfer
performance is defined between the (SDH) traffic port input and the (SDH) traffic port
output. Such timing generator is part of the Synchronous Equipment Timing Source
(SETG) function. This function adds a reference clock output selection scheme
(selectors A and C) for providing the T4 output. This output signal can either be a
copy of the internal system clock (T0, i.e. the SETG output) or it may be a reference
l d d d l f f h ff l h hsignal derived directly from one of those SDH traffic port input signals which are
configured as input references for the SETG. The SETS functional specification
(excluding the SEC function) is provided in EN 300 417‐6‐1. The SEC specification is in
EN 300 462‐5‐1
20
90. In large networks long chains of slave clocks may occur. This leads to phase jumps caused by
pointer actions (in mixed SDH/PDH networks) and to degradation of the synchronization
signal due to:
1. jitter and wander;
2. clock noise;
3. increasing probability of an interruption in the chain, possible disconnection of
large parts of the network from the PRC.
Because of its importance for the proper operation of the telecommunication network
special care must be taken to avoid the mentioned effects by:
1. deploying high‐quality slave clocks at suitable locations in the network, usually
in network nodes.
2. creating subnetworks with network elements supporting SSM‐controlled
automatic reconfiguration mechanisms.
3. planning the synchronization network so that, as far as possible, each network
element has access to several signals suitable as reference signals. This applies
particularly to node clocks.
Gives an example of a synchronization network, showing clock types and typical
architectural structures like network nodes with intra‐node synchronization
distribution, subnetworks suitable for synchronization transport (rings or chains of
SDH network elements).SDH network elements).
6
92. The figures , using the representation method of (ITU‐T Recommendation G.803),
illustrates the architectural properties and resulting requirements of a master‐slave
synchronization network:
1. The network consists of several levels related to the position of the clock along the
synchronization chain.
2. The highest level contains the PRC of the network. There should be a second PRC
for backup, if more than one PRC are active at the same time.
3. The highest level provides distribution of the synchronization reference signal to a
number of SSUs which constitutes the synchronization level 1.
4. Each of those SSUs supplies timing to a subnetwork in the second synchronization
level. The role of the SSU for the subnetwork is similar to the role of the PRC for the
whole network. If the SSU loses all reference signals coming from the PRC, it
serves as the reference source for the subnetwork.
5. Synchronization transfer between hierarchy levels is unidirectional, i.e.5. Synchronization transfer between hierarchy levels is unidirectional, i.e.
synchronization is always transferred from a higher to a lower level, otherwise
there is a risk of timing loops. If, e.g. in alternative synchronization paths, the
hierarchical order is changed, additional measures must be taken to avoid timing
loops.
6. The SSU associated with a subnetwork (e.g. a chain or ring of SDH network
elements) synchronizes the network elements in the subnetwork via transport
signals.signals.
7. An SSU may and should receive reference signals from several SSUs via different
paths.
8
97. For describing the synchronization transport in a chain of SDH network elements (NEs) it is
ffi i t t d ti f th h i ti f h i ill t t d i th Fisufficient to regard a section of the synchronization reference chain, as illustrated in the Figure.
Under normal operation the synchronization information (reference frequency and phase) is
transported from SSU1 which is assumed to be synchronized to a PRC, to SSU2 via a chain of
NEs containing an SEC.
Under normal operation the network elements between SSU1 and SSU2 perform the following
tasks in the transport of synchronization (numbers refer to the reference chain):
NE 1: Generate a transport signal whose timing is derived from the upstream SSU (which in
turn is synchronized to the PRC).
NEs 2..n‐1: Recover the clock from the incoming transport SDH signal and use it as reference
for the SEC. The timing of the outgoing transport signals is derived from the SETS.
NE n: Recover the clock from the incoming transport signal and generate a reference signal (T4)
for the SSU.
The rule "a slave clock of a certain quality level must never be synchronized from a lower‐
quality signal" requires that the reference output signal (T4) signal is squelched (switched off)q y g q p g ( ) g q ( )
when the quality falls below the SSU level (or, in some cases, below the PRC level). For that
purpose several signal criteria are supervised and the quality information in the
Synchronization Status Message is evaluated, if SSM processing is supported and enabled in the
NE.
Under a failure which interrupts the synchronization chain, the NEs in the chain are supplied
with synchronization from the downstream SSU, reversing the direction of synchronization
transport up to the point of the faulttransport up to the point of the fault.
13
98. Synchronization takes the following path from the SSU in node A to the SSU in node B:
1. The SSU in network node A receives a suitable reference signal traceable to the PRC
in the network (assumption).
2. The Timing Source SETS of the SDH Network Element in node A is synchronized
from the SSU in node A via a 2 048 kHz intra‐node synchronization signal.
3. All outgoing SDH signals are timed by the SETS.
4 The Transport Network Element in the chain extracts a reference signal from the4. The Transport Network Element in the chain extracts a reference signal from the
incoming STM‐N transport signal and passes it to the SETS. The outgoing STM‐N
signals, including the backward direction of the signal coming from node A are
timed by the SETS. Potential timing loops are prevented by the SSM
(Synchronization Status Message) in the STM‐N signals.
5. In network node B the reference signal extracted from the incoming STM‐N signal is
forwarded to the T4 output of the SETS, bypassing the internal oscillator of the
SETS. The SSU removes jitter and partly wander (above the cutoff frequency) and
gives a cleaned reference signal to the external input of the SETS.
14
99. With respect to synchronization, rings can be regarded as parallel chains between SSUs,
as shown in the Figure. The synchronization signal is injected into the ring at one of the
NEs of the ring via the external reference input and transported through one of the
SDH transport chains. At some other NE of the ring the reference signal is recovered
and passed to SSU 2.
With the parallel chains a ring offers some additional or different synchronization
properties compared to the chain:properties, compared to the chain:
1. Using automatic reconfiguration mechanisms, each NE in the ring can be reached
from the upstream SSU via two synchronization trails. Therefore it is not necessary
to inject synchronization from the downstream SSU into the ring, even under many
failure conditions.
2. The downstream SSU can be synchronized via either of the chains, i.e. via two
alternative synchronization trails. There are two single points of failure, the
"gateway" NEs to the SSUs. Those can be eliminated by injecting and extracting the
synchronization signal at two NEs.
Measures must be taken to avoid timing loops around the ring under certain failure
conditions in connection with automatic reconfiguration. A simple method is to restrict
the automatic reference selection process at two NEs in the ringthe automatic reference selection process at two NEs in the ring.
15
103. EN 300 462‐2 recommends that intra‐node synchronization distribution should
be in the form of a logical star. This configuration is illustrated in the Figure
NOTE: It is possible that the SSU is embedded within an NE; in this case it may
receive and transmit timing through transport signals.
19
104. Properties and functionalities of intra‐node synchronization:
1.Dedicated signals for synchronization transport to and from the node clock:
a) 2 048 kHz;
b) 2 048 kbit/s;
c) 2 048 kbit/s supporting Synchronization Status Messaging.
In currently existing networks the 2 048 kHz signal is predominantly used.
2.For robustness against faults in the synchronization transport several transport signals arriving at the node are
selected as potential reference sources. Which of the transport signals are suitable as potential reference sources is
determined from the network view during the network synchronization planning process.
3 Ensure that the reference signal at the inputs of the node clock has appropriate performance This can be achieved3.Ensure that the reference signal at the inputs of the node clock has appropriate performance. This can be achieved
in several ways:
a) Squelch the reference output (T4) at the NE if the quality indicated by the SSM in the incoming traffic signal is
below a threshold. The threshold must not be lower than the quality of the node clock (in holdover mode), i.e.
"SSU‐T“ or "SSU‐L". Additionally other supervision criteria like "Loss of Signal", "Loss of Frame" etc. are used
for squelching.
b) Supervise the signals at the inputs of the node clock with respect to frequency deviation, phase jumps etc.
c) Evaluate the SSM at the input of node clock. This requires that the SSM is conveyed to the node clock, i.e. the
f h kb / l huse of the 2 048 kbit/s signal with SSM.
d) Collect the quality information of the NEs in a management system and select the best signal at the node clock
by management command. This solution requires that the NEs and the node clock can be accessed from a
common management system.
4.Provide an SSM code for the STM‐N signals leaving the node. In order to insert the correct value it is necessary to
have the information about the quality of the reference signal in use at the node clock.
a) If the intra‐node synchronization distribution is done via 2 048 kHz signals the only way to “ transport “
information is squelching the signal dependent of some supervision criteria.q g g p p
b) If 2 048 kbit/s signals supporting SSM are used for intra‐node synchronization, the quality information can be
forwarded using the SSM. This solution requires that all involved pieces of equipment have 2 048 kbit/s
reference inputs and outputs and support SSM.
c) Transport the quality information via a management system (requirements see above).
d) If none of the listed options is available, a fixed SSM value must be inserted into the STM‐N signals leaving the
node. The assignment of the appropriate SSM is a task of synchronization planning.
20
105. The next figure shows an example of a network topology where equipment is
physically within a network node but belongs logically to a subnetwork (a ring)
synchronized from a different node clock. In order not to interfere with automatic
restoration processes and the dynamic properties of the ring the node clock must
not be integrated into the ring.
21
107. The figure shows in detail the synchronization flow in a node with SSU. The detailed view is necessary because of the
functionalities of the SETS.
From NE n to SSU:
NE n extracts a reference signal out of the incoming STM‐N signal and passes it to the T4 output. It is important to note that
the internal clock generator of NE n (SETG) is not involved in generating the T4 signal, otherwise a timing loop between NE n
and the SSU would be created.
As stated above NE n supervises the STM‐N signal selected for synchronization transport on the following criteria:
a) LOS: Loss Of Signal;
b) LOF: Loss Of Frame;
c) MS‐AIS: Multiplex Section‐Alarm Indication Signal;
d) SSM below Minimum Acceptable Quality Level (configurable);d) SSM below Minimum Acceptable Quality Level (configurable);
e) The implementation of further supervision criteria like EBER (Excessive Bit Error Rate) is equipment‐ (manufacturer‐)
dependant.
If the signal fails according to the supervision criteria, the T4 output is squelched (switched off).
Since the SSU is a level‐2 clock in the quality hierarchy ("SSU‐T" according to the scheme in EN 300 417‐6), the Minimum
Acceptable Quality Level must not be lower than "SSU‐T". Which of the two possible values "PRC" or "SSU‐T" has to be
configured, depends on the position of the clock in the synchronization network.
From SSU to NE n:
The SSU supplies a reference signal to all network elements in the node, including the network element that passes the
reference signal to the SSU. The SETS receives the reference signal from the SSU via the T3 input and uses the reference for
generating the outgoing STM‐N signals (in the Figure, only one signal is shown). A timing loop does not occur if the selection
switches in the SETS are properly set. The SSM in the outgoing STM‐N signals is set to a fixed value ("PRC" or "SSU‐T"), see
below.
From SSU to NE 1:
NE 1 represents all "normal" network elements in the node which are the beginning of SDH transport network chains. Those
network elements receive their reference signal via a 2 048 kHz signal, usually duplicated for reliability reasons, at their T3
input.
O bl i NE 1 h i f ti b t th h i ti t t f th SSU If th SSU i h i d d thOne problem is NE 1 has no information about the synchronization status of the SSU. If the SSU is synchronized and the
Minimum Acceptable Quality Level in NE n has been set to "PRC", the appropriate SSM would be PRC. If the SSU were in
holdover mode, "SSU‐T" would have to be inserted. Squelching the output of the SSU does not make sense because an SSU in
holdover mode delivers a reference which is orders of magnitude better than the SETS’ holdover mode. Currently the practice
is to insert a fixed value ("PRC" or "SSU‐T") into the outgoing STM‐N signals. Solutions are under study.
23
109. The major SDH NE of the node (which implements an SEC) may be used as the
node clock. A suitable large number of reference clock inputs (T1) should be
available to such a node in order to ensure that the SEC node almost never loses
all references to EN 300 462‐4 [4] or EN 300 462‐6 [6] clock sources. The output
of this major SDH NE is distributed via SDH interfaces to the other SDH NE’s of
the node (T1) and via 2 MHz, 2 Mbit/s interface to other equipment (T4).
25
110. Network nodes may form a cross point for several SDH ring networks which do or
do not exchange payload between them. In this case the basic entity for
synchronization is the ring network and not the node itself.
26
111. Such network node is similarly structured to the second example. The difference
is that in this case a synchronization signal is sent from one ring to an other. This
signal may either be a tributary SDH link (T1) or it may be a 2 MHz interface (T4 –
T3). Proper network synchronization design may not allow 2 Mbit/s making such
synchronization link bidirectional and controlled by the SSM because of the risk
of creating a timing loop in the network.
27
113. An alternative method to the master‐slave one is to distribute a synchronization signal
directly to each clock in the network. This method, referred to as "Distributed Master"
or "Distributed PRC" is feasible only with radio distribution because a wire‐based
distribution would require a complete extra network, which is by far too expensive.
As the main objective of a synchronization network is to synchronize all the SSUs, the
advantages of the distributed PRC method are not affected if only the SSUs are directly
GPS‐synchronized and the transport network elements are master‐slave‐synchronized.
29
114. The Figure illustrates the GPS‐based synchronization. The GPS system represents the PRC
of the network, the master‐slave distribution chains to the SSUs are replaced by the
satellite signals. A receiver processes the GPS signal and extracts a reference signal for
the SSU. Usually the synchronization distribution below the SSU level is identical to a
master‐slave‐synchronized network.
30
120. NOTE: Some networks may have SDH Network Elements containing clocks other than
G.813 clocks. Provided that the quality level of these clocks is of lower quality than the
SSUs deployed in the network, for the purposes of this Appendix they can be considered
as SEC clocks.
36
121. The engineering of the synchronization area should be carried out before the equipment
is commissioned. The results of the network synchronization engineering process are
often described in a synchronization plan. This plan may contain maps of the area and all
offices with the normal and fall‐back references indicated, the values of all provisioned
parameters that affect the synchronization in the area and a log of all synchronization
related maintenance activities. The plan may also contain results of measurements and
evaluations on the synchronization network. The synchronization plan should be revised
each time new equipment is installed in a synchronization area. A synchronization
coordinator is usually nominated to maintain the synchronization plan and to co‐
ordinate the synchronization related activities in the synchronization areas.
37
122. Impairments in the synchronization network may force clocks to operate (temporarily)
without reference. This leads in general to increased octet‐slip rates, which degrades the
performance of the end‐to‐end service. These three methods exist to counter these
problems.
All three methods are used in the designs of clocks and of synchronization networks. In
the upper parts of the synchronization network hierarchy the first approach tends to be
favored, while in the lower parts of the synchronization network hierarchy it is the
second approach that is prevalent. In general a balance must be done between initial
investment, "cost of ownership" and reliability.
38
126. In the first stage the "SSU‐Level" is considered. The SSU‐Level of the synchronization
network consists of the PRCs and SSUs in a synchronization area plus all transport
facilities that are active or stand‐by carriers for synchronization information between
these clocks. The transport facilities between the PRCs and SSUs are considered
transparent for the timing information in the SSU‐Level view. The resulting network
contains only the SSUs and PRCs of the synchronization area.
42
127. The Figure present an example where the SSU‐Level is constructed from the complete
synchronization network.
43
128. In the first stage the "SSU‐Level" is considered. The SSU‐Level of the synchronization
network consists of the PRCs and SSUs in a synchronization area plus all transport
facilities that are active or stand‐by carriers for synchronization information between
these clocks. The transport facilities between the PRCs and SSUs are considered
transparent for the timing information in the SSU‐Level view. The resulting network
contains only the SSUs and PRCs of the synchronization area.
44
129. In the second stage the "SEC‐Level" is considered. The SEC‐Level consists of a number of
unconnected "SEC subnetworks", each consisting of SECs connected by STM‐N
connections. These SEC sub‐networks can be engineered separately.
45
130. Before embarking on the first stage of the synchronization network engineering, the
synchronization islands have to be known. This defines the PRC‐Level.
In fact, these two strategies can be considered as "extremes" on a continuous scale.
Actual sizes of synchronization areas can be anywhere in between these "extreme"
positions.
46
132. Generally, for an actual synchronization network a strategy somewhere between I and II
is selected., i.e. some (major) nodes have a PRC supplying the synchronization for a
certain sub‐domain of the total operator domain. Networks closer to a strategy II
implementation have shorter, thus more reliable, synchronization trails and also have
smaller, hence easier to engineer, synchronization areas. Networks closer to a strategy I
implementation have fewer synchronization areas, hence fewer pseudo‐synchronous
area boundary crossings in end‐to‐end connections and fewer installed PRC clocks.
48
134. The notion of "PRC Autonomy Period" sets a quality parameter for a clock. Knowing the PRC Autonomy Period of
a clock one can determine the following:a clock, one can determine the following:
1. Are multiple references to the SSU necessary? If the PRC Autonomy Period is longer than the time it takes to
repair a failure in the case of a single reference, operation with a single reference is sufficient.
2. How much time is available for a reference switch? If the PRC Autonomy Period is very long, one can make
reference switches manually after judging the impairments and consequences. On the other hand shorter
PRC Autonomy Periods require some kind of automatic reference switch process, which can be from a central
manager (generally a slower process) or made locally by the clock itself (generally a faster process).
3. What staffing levels are required to maintain the synchronization network? Do they need to be, for example,
on a 24 hour/7 day/week stand‐by or is 8 hour/5 day/week sufficient?/ y/ y / y/
The PRC Autonomy Period can be used to classify all SSUs in a synchronization area. The purpose of such a
classification is to be able to provide a hierarchy, based on the above defined "PRC Autonomy Period", among the
SSUs in the synchronization network. A division of SSUs according to their PRC Autonomy Period, the number of
Classes and their boundaries, will in general turn out to be different for different operators., depending on the
size of the synchronization areas, the number of SSUs per area and their quality. In most cases two Classes will
suffice, but more (or fewer) Classes are possible.
I l h ld id i SSU f "l Cl f PRC A t " t id th ti f fIn general one should avoid using an SSU of a "lower Class of PRC Autonomy" to provide the active reference for
an SSU of a "higher Class of PRC Autonomy". This means that in the tree diagram of the SSU network, the PRCs
are at the top and that in downward direction the SSUs are ordered according to their PRC Autonomy
classification; the best ones close to the top, the lowest at the bottom of the tree.
The restoration mechanism for most SSUs will in general be automatic, based on local decisions by the SSUs
themselves. All SSUs support a reference selection mechanism locally controlled by pre‐programmed priorities (in
addition they may also support other selection mechanisms). The method outlined here to design the SSU‐Level
synchronization network is based on the presence of this selection mechanism in all SSUs. Other methods, e.g.y p , g
based on centralized management can also be applied, but are not considered here.
50
135. SSUs below a certain PRC Autonomy Class need to have at least two independent references. It is
f h l f d b f d ll d f fimportant to verify that no timing loops are formed or can be formed, especially during or after reference
re‐arrangements. A labeling scheme can be applied in the engineering stage, as a simple tool to check
whether a proposed scheme of service and stand‐by reference provisionings (i.e. 1‐st, 2‐nd, etc. reference
priorities). This labeling scheme is described below. Several alternative methods exist to perform this type
of checking.
The idea is to assign to each SSU a label of the format N(m), where the N represents the PRC Autonomy
Class to which the SSU belongs and m is a sub‐number within that Class. A lower value of N or m representsg f p
an SSU that is higher in the hierarchy. The PRC gets the value N=1 assigned. The SSUs are labeled according
to the following rules:
I. Rule A: Any SSU that belongs to Class N and which gets all its references (i.e. including the stand‐by
references) from clocks of Class N‐1 or better, gets the label N(1) assigned.
II. Rule B: If an SSU of Class N gets some reference(s) from other clocks of the same Class N that have
labels N(k1), N(k2), etc, then it gets the label N(m) assigned, where m=1+MAX{k1, k2, … }.
III. Rule C: An SSU of Class N should never be allowed to use a reference of an SSU of Class N+1 or worse.
If it is possible to label all SSUs in a certain synchronization area according to the above rules, no timing
loops can be formed between the SSUs during, or after, synchronization reference switching with the
proposed scheme of service and stand‐by reference assignments. In order to apply N(m) labeling
successfully and to provide each SSU with at least two independent references, a sufficient number of
interconnections between the SSUs need to be present (in other words the SSUs need to be sufficiently
meshed).
Each time new SSUs are added or new interconnections are assigned to act as reference (service or stand‐
by), the complete SSU synchronization network has to be checked again for potential timing loops.
51
136. The scheme described above assumes that reference assignments and priorities are
static. If the information regarding all active and stand‐by synchronization trails and their
status is known at some central location, priorities and assignments can in principle be
dynamically reprovisioned, to counter failure situations. Each re‐provisioning should be
checked. This whole process could be performed manually or automatically.
52
137. Although timing loops should always be avoided by applying sound engineering of the
synchronization network, the insertion of SSUs with an absolute frequency offset detection at
strategic places in the network can provide an additional safeguard. Whenever a timing loop is
formed, the clocks in the loop, as a group, will start drifting in frequency in an uncontrolled manner.
This may increase the slip‐rate on traffic between equipment timed by clocks in the loop and
equipment outside the loop to unacceptable levels. Eventually, large frequency deviations may
cause the network to stop processing traffic altogether.
However, if one of the clocks in the loop is capable of detecting absolute frequency deviations
(sustained over some period of time) at an early stage, it can disqualify its current reference and
thereby breaking the loop. The better this frequency offset detection is, the lower the maximum
slip‐rate will be that can affect traffic from/to/via equipment in the loop. E.g. an absolute frequency
guard at 1×10‐8 will limit the slip rate to 6.9 slips/day, i.e. almost within the limits for acceptable
performance (5 slips/day) according to ITU‐T Recommendation G.822.
The more clocks in the network that support this frequency guarding, the higher the probability that
one of those clocks is actually part of a timing loop if it is accidentally created. Moreover, the size of
the affected area will generally be smaller in cases where timing loops are formed without a clock
with frequency guarding being part of it.
53
138. The SEC‐Level consists of many separated islands of SDH equipment with SEC clocks built in (see
the Figure in page 45). Each island is called an "SEC sub‐network". Within the SEC sub‐network
automatic restoration is mandatory because the PRC Autonomy Period of an SEC is typically well
below 1 minute. Restoration based on local SEC decisions is the fastest method. In most cases the
SEC level does not provide sufficient independent references to motivate the use of the N(m)
numbering scheme of the SSU‐Level also in the SEC‐Level. For example in linear or ring‐type
networks reference can only be from both neighbors, but only the upstream one can have a
"lower" N(m) number and so be a suitable reference. A back‐up reference is then not available.
By enhancing the priority selection with traceability information this problem can be overcome.
This mechanism is described in the Synchronization Status Message (SSM) protocol, specified in EN
300 417‐6‐1. This protocol is proposed to be used as reference restoration control mechanism at
the SEC‐Level.
54
139. The task of the synchronization engineer is to determine the provisionable parameters of the SSM
algorithm in each SEC sub‐network, such that under normal conditions the flow of the timing
information between the SSUs is according to the plan engineered for the SSU‐level and that in
failure situations the synchronization restores as well as possible without creating timing loops,
hierarchy violations (i.e. references with insufficient traceability becoming active), or instabilities.
The variables at his disposal are the selection of possible references (assignments/un‐assignments),
the setting of priorities for the assigned references, using fixed SSM assignments to certain
reference inputs and setting the squelch thresholds for synchronization outputs. Assignment and
priority setting have in general to be provisioned both for the internal oscillator (denoted as "T0" in
EN 300 462‐2) and for the external clock output (denoted as "T4" in EN 300 462‐2) of an SDH
network element. The interface between stand alone SSUs and SECs is assumed to be a 2 048 kHz
interface or a non‐SSM carrying dedicated 2 048 kbit/s link.
The number of possible different SEC sub‐network topologies is very large, but the size of the SEC
sub‐networks will be restricted, since in most cases the recommendation to limit the number of
SECs between SSUs that are adjacent in the SSU‐Level, to at most 20 clocks, will be honoured.
Although the number of possible SEC sub‐networks is very big, they mostly do not differ much in
principle, hence it is possible to come up with a limited number of example SEC subnetworks, work
out the SSM parameters for those, and adapt those examples for application to real SEC sub‐
networks.
55
144. By providing multiple references to each network element, one can select a stand‐by
input in case the active input fails. So in order to construct a reliable synchronization
network it is important that the trails that carry the synchronization to a central office
are protected by duplicated links, which are preferably routed via different
geographical paths.
5
145. Since distribution of synchronization is a function of the network as a whole and as
soon as a certain node switches reference the synchronization distribution may be
changed, care has to be taken that the restoration of one node does not lead to
undesirable effects on the network level. Therefore, any possible selection process
has to take the following boundary conditions into consideration:
1) When the timing network is restored, no timing loops may be created. This means
h l k b h d l h h l l d bthat no clock may be synchronized to a signal which ultimately was generated by
this same clock. Such loops may be unstable and may drift away in frequency.
2) When a clock goes into Hold‐Over it should not be a reference for a clock of
better stability than itself.
3) Each Network element should be synchronized to the highest quality available
synchronization source.
4) The number of reference switches should be as small as possible (This does not4) The number of reference switches should be as small as possible. (This does not
imply that non‐revertive schemes are preferred over revertive, it means that
"needless" reference switching and instabilities in the sync routing should be
avoided).
6
147. The reason is that a lot of time usually elapses before a manual switch command can
be given. The process requires that some kind of central point exists where all
(synchronization related) alarms are collected. Each time an alarm occurs a
knowledgeable person has to be called‐in, in order to make the decision on which
switches have to be made. In practice that restricts the application of manual
switching to telecommunication centers, which contain high stability clocks. The
stability of the involved clocks needs to be good enough to last for the duration of the
h h k l f drestoration process, which may take a couple of days.
8
148. To go one step beyond a manual restoration process, in the direction of automation,
is to introduce a network management function to replace the human operator. Such
a procedure reduces the maintenance costs, but it creates the problem that
algorithms are needed for intelligent synchronization control. An automated central
alarm collection and command issuing system is a prerequisite in order for this to
function and this system has to control the synchronization functionality of all
equipment in the synchronization network (including stand alone SSUs or SASEs).
In practice this method of control is today provided only in distributed PRC systems,
where two or three PRCs are present on different sites and each PRC can take over
the function of any other PRC in case of failures.
Another approach is to restore based on locally available information (incoming signal
failures) and some provisioned data in each node which the user programs duringfailures) and some provisioned data in each node, which the user programs during
installation and which is chosen in such a way that the proper restoration action is
taken, given its place in the synchronization network. This type of restoration scheme
reacts much faster than schemes that take the whole network in account and
switching in a node may take place within 1 second. Fast restoration implies that even
clocks with a relatively poor hold‐over stability (like SECs) can be restored fast enough
to keep the phase transients limited to 1 μs. And these are discussed in the comingto keep the phase transients limited to 1 μs. And these are discussed in the coming
slides
9
149. Normally the input with the highest priority is selected, but if it fails a switch is made
to the input of second priority. More inputs and priorities are possible.
In practice the priority tables are used in almost all PDH networks inside the
synchronization equipment and switch and cross‐connect equipment.
10
150. The synchronization status messages can be viewed as an addition to the priority
table method, because more information becomes available to each node in the form
of messages which are coded in the overhead of STM‐N or E1 (2 048 kbit/s) signals.
11
151. The methods based on priority tables and based on synchronization status messages
are worked out in more detail in the following slides.
In practical networks one can find a mixture of all these synchronization selection
methods.
12
153. Switching based on a priority table is a very simple algorithm. The user can assign a certain
priority to each incoming signal which can potentially be used as a timing reference. In
principle the equipment selects the signal coming in over the input with the highest priority
as its active reference. The other references are stand‐by.
The presence of the latter phenomena can be established by comparing the active
reference signal with the internal oscillator(s) and other input references and to use a
l h d f h ll h h hmajority vote algorithm to determine if the active input really has too high MTIE.
The presence of the latter phenomena can be established by comparing the active
reference signal with the internal oscillator(s) and other input references and to use a
majority vote algorithm to determine if the active input really has too high MTIE.
14
154. This latter method is specified in EN 300 417‐6 (in the "QL‐disabled" mode).
15
157. The first problem requires to rapidly resynchronize the SEC after it has lost its synchronization
reference input signal. Since the SEC's are typically arranged in a chain the re‐synchronization
requires to revert the direction of synchronization through a chain network.
In the case a SEC of the SDH sub‐network is running in the holdover mode the reference clock
output at some network element of the sub‐network may be traceable to that holdover SEC.
Since sound network synchronization operation requires not to slave a high quality clock (SSU
h ) l l l k (h ld ) h ff hin this case) to a low quality clock source (holdover SEC) it is necessary to switch off the
reference clock output in such case. The function providing such controlled switch off
capability is called squelch function.
For solving these problems the SSM had been introduced. The SSM is coded in the S1 byte of
the STM‐N section overhead and it provides the synchronization status of the equipment
being the source of the STM N signal in terms of traceability to clock sources compliant to thebeing the source of the STM‐N signal in terms of traceability to clock sources compliant to the
ITU‐T specifications EN 300 462‐6 (Primary Reference Clock), EN 300 462‐4 (Transit Node
Clock), EN 300 462‐7 (Local Node Clock), and EN 300 462‐5 (SEC) for their long term frequency
accuracy performance. A further state (DNU = do not use for synchronization) is sent on those
ports of an equipment which bear the risk of creating a timing loop if a neighbor network
element would select their output signal as a synchronization reference input signal.
18
158. The downstream neighbor network element, which is slaved to the reference signal
received from upstream keeps tracking this signal and its synchronization status will
drop from the quality it had before (PRC,SSU‐T, or SSU‐L) down to SEC.
Thus the QL‐SEC SSM is propagated all down the synchronization chain. If the
network element at the low end of the SEC chain receives the QL‐SEC SSM from
upstream and it has a better quality from downstream (e. g. from an SSU) it will
h h d f l h hsynchronize to that downstream reference signal. The new synchronization status
(better than SEC) is now sent upstream and the next upstream network element can
synchronize to the downstream. Thus the SEC's of the chain switch one after the
other to the synchronization reference signal received from downstream.
19
162. An SDH network element uses several criteria to select its active reference. First, the Quality Level of the signal is considered. All
references that have the highest available Quality Level are singled out. The Quality Level of a particular reference is eitherreferences that have the highest available Quality Level are singled out. The Quality Level of a particular reference is either
retrieved from the incoming signal overhead or it is programmed by the user. If an incoming reference exhibits signal fail (SF)
due to loss of signal, loss of frame or other causes, such a reference can be treated as if it has the quality level DNU.
After this procedure, the references that were singled out are ordered according to the priority that the user assigned to their
respective inputs. From this result the reference with the highest priority (within this group of references with the highest
quality level) is selected. In case some inputs have equal priorities assigned to them, the result may still be ambiguous. In case
multiple references satisfy these criteria, a reference switch is made to an arbitrary input, except when the current reference is
among this group, in that case no switch is made.
An alternative, but equivalent, method of description is that, given the priority and Quality Level of the current reference, all
h bl f l ll d h k f h h h h h l l h hother possible reference sources are continuously polled to check for one that has either a higher Quality Level or a higher
priority than the current selection. As soon as such a reference is found a reference switch is made to this new input, otherwise
the selection remains as is.
Since each network element has to select a reference not only for its internal clock, but also for its external synchronization
outputs, there are two independent processes of the above described type active to select the appropriate reference for both
purposes.
The reference that is eventually selected is forwarded to the internal clock or the external synchronization output circuitry.
These circuits may still reject the reference if the associated Quality Level is insufficient. The internal clock will reject the
reference if the Quality Level is lower than the Quality Level associated with its internal oscillator while the reference for thereference if the Quality Level is lower than the Quality Level associated with its internal oscillator, while the reference for the
external synchronization output will be rejected if its Quality Level is lower than a provisioned threshold. In the first case the
internal clock will go to hold‐over, in the latter case the external station clock output will be squelched, replaced by AIS or a DNU
message is inserted (depending on the format of the output signal).
Selection of a reference can be done by the above described automatic selection process, but it is also possible to force a certain
selection by means of special commands or lock‐out certain references from the selection process. Such commands can be
issued by the user through the management system.
The figure shows an example of the reference selector picking the input with the highest priority (input A has Priority 3, which is
better than input B with priority 4) between two inputs that both receive the highest quality level (A and B both receive QL =p p y ) p g q y (
PRC). Although inputs C and D have higher priorities, they will not be selected, because the incoming references via those inputs
have lower quality level.
NOTE: It should be noted that traffic protection and synchronization protection are independent processes, even if they are
carried on the same media.
23
163. In the last slide figure the outgoing Quality Levels are shown that correspond to the
current state of the input Quality Levels, all outputs carry "PRC" since that is the QL of
the selected input signal (input A). Output A however transmits "DNU", because this
signal is in the return direction of the selected input.
The message that is forwarded over the external synchronization output, provided
the output supports synchronization messaging, is the QL of the selected input. If no
f l bl h f l h l h h h ld h lreference is available with a QL of at least the squelch threshold, the external
synchronization output is squelched. This may be implemented as transmitting AIS or
DNU in 2 048 kbit/s or by turning the 2 048 kHz signal off.
24
164. The provisioning of the SSM parameters is an integral part of any network
synchronization design and network synchronization planning. In fact, proper
provisioning of these parameters is needed in order to achieve restoration of
synchronization under all realistic failure scenarios, while meeting the general
objectives for synchronization restoration as stated in the beginning of this clause.
25
168. The Figure shows a simple 2‐fibre ring network which is connected in one location
(the hub‐node, i.e. the topmost node of the ring) to the synchronization of the main
network. The ring itself contains add/drop multiplexers (ADMs). Synchronization is
distributed via the hub‐node to the other nodes on the ring. The synchronization
signal obtained from the main network is in this example supposed to be traceable to
the PRC. This message is sent around the ring in both directions by the hub node.
Other nodes re‐transmit this message and return DNU (Do Not Use for
h )synchronization) upstream.
The provisioned port priorities determine how the timing flows in the ring when no
failures are present. In the example in Figure 35 the normal flow of timing is
clockwise through the ring, but it is also possible to time the ring partially clockwise
and partially counter‐clockwise by reversing the port priorities on a part of the nodes.
29
169. In case of a defect in one of the links that form the ring, the first downstream node
goes into Hold‐Over, since no other option is available. (The STM‐N from the other
direction is labeled "don’t use" and may not be selected. A timing loop would be
created if it was.) This node changes its sync message to "SEC". All downstream
network elements remain locked to the node in hold‐over. So, one by one all
downstream nodes replace their outgoing message by "SEC".
h f l d b f h h b d h ll l k d h hThe final node before the hub‐node however will not remain locked to the chain,
since it receives on the other STM‐N input a signal of higher quality, conveyed by the
message "PRC". This node will perform a reference switch and adapt its outgoing
SSMs accordingly. The Figure shows the situation at this moment.
30
170. Next, the node before the last node makes the same reference switch, since it can
now choose between a reference with quality level "SEC" from the original direction
and one with quality level "PRC" from the other direction (changed from "DNU"). This
process repeats until the node that originally switched to Hold‐Over is locked to the
timing signal from the other side of the ring. The final situation is depicted in the
above Figure.
h h l f f f d b f h dThe whole process of restoration, for rings of at most 20 nodes, must be finished
within 15 seconds. This ensures that the phase transient in the timing of the node in
hold‐over is less than 1 μs. As soon as the cable break has been repaired, the original
situation will be restored, due to the higher port priorities for references in the
original direction of synchronization.
31
172. In the above figure, each of the two external timing nodes (node with external
timing) can be synchronized, either by is external clock or via any of the 2 lines. In
case of failure of the active external clock in timing node 1, this node selects its
fourth priority, which carries the timing generated by itself. This is a timing loop
situation.
33
173. In this configuration, only one external reference is active on the ring in nominal
condition. This allows the use of single synchronization reference to synchronize the
whole ring. In nominal condition, timing node 1 delivers timing to all nodes of the
ring, including timing node 2.
Note that each timing node is not allowed to be synchronized on its west (east) line
port when it normally transmit synchronization to its east (west) line port so that it is
bl limpossible to generate a timing loop.
In this example, the 2 Quality levels of the signals provided to the 2 external timing
nodes are QL and QL*. They can be provisioned in the case of 2 MHz external timing
signals or read on the S1 byte in case of timing provided by a STM‐N tributary. These
2 quality levels can be different. In the Figure in this slide QL is higher or equal quality
than QL*; if not the timing node 2 would deliver the timing to the ring as it is thethan QL*; if not, the timing node 2 would deliver the timing to the ring as it is the
case in the coming slide Figure.
34
174. On this Figure, the external reference of timing node 1 fails; bold lines show how
synchronization is rearranged from timing node 2.
As an alternative, another configuration can be realized by changing the priorities of
timing node2. It is possible to configure the 2 external timing nodes 1 & 2 of timing
node 2 with priority 1 allocated to the external source. In this case, this means that
when QL and QL* are equal value, 2 external timings will be used simultaneously in
hthe ring.
35
187. Frequency synchronization is also referred to as clock synchronization. It keeps
consistency between the frequencies or phases of clock signals to ensure that all
devices on the communication network work at the same rate.
Information is coded into discrete pulses through pulse code modulation (PCM) andInformation is coded into discrete pulses through pulse code modulation (PCM) and
transmitted on the data communication network. If the clock frequencies of two
digital switching devices are different, or the digital bit streams transmitted between
the two devices are added with phase drift and jitter due to interference and damage
during the transmission, the bits in the buffer of the digital switching system may be
lost or duplicated, resulting in slip in the bit stream.
In the Figure, watch A and watch B show different time but they keep a constant timeIn the Figure, watch A and watch B show different time but they keep a constant time
difference, for example, 6 hours. This is called frequency synchronization.
6
188. Time synchronization means to adjust the internal clock of the local device according
to the received time information. Time synchronization and frequency
synchronization follow similar principles. That is, both the frequency and phase of the
clock are adjusted, and the phase of the clock is represented by a number, that is, a
time point Differing from frequency synchronization time synchronization adjuststime point. Differing from frequency synchronization, time synchronization adjusts
the clock discontinuously by receiving discontinuous time information. The
adjustment of the Phase‐Locked Loop (LLP) of the device clock is periodical.
Time synchronization involves two major functions: time service and time keeping.
Time service is to adjust the clock according to the standard time. By adjusting the
clock at irregular intervals, a device synchronizes its phase with the standard
reference time. Time keeping refers to frequency synchronization. It ensures that thereference time. Time keeping refers to frequency synchronization. It ensures that the
difference between the time on the local device and the standard reference time is
within a reasonable range during the interval of clock adjustment.
In the Figure, watch A and watch B always keep the same time. This is called phase
synchronization.
7
191. As an asynchronous system, the Ethernet can function properly without a high‐
precision clock. Consequently, most Ethernet devices do not provide high‐precision
clocks. Nevertheless, this does not mean that the Ethernet is unable to provide a
high‐precision clock. Actually, the Ethernet uses serial code streams to transmit clock
signals at the physical layer just as the SDH does; and the receiver must be able tosignals at the physical layer just as the SDH does; and the receiver must be able to
recover the clock. Otherwise, communication fails. In other words, the Ethernet itself
is capable of transmitting clock signals, but this capability is not actually used.
From a technical perspective, the clock obtained from the physical layer of the
Ethernet is even more precise than that obtained using the SDH technology. For a
clock to be obtained from the code stream of a line, there must be sufficient clock
transitions in the code stream. In other words, the code stream cannot contain tootransitions in the code stream. In other words, the code stream cannot contain too
many consecutive 1s or 0s. By performing a random scrambling, SDH significantly
lowers the possibility of consecutive 1s and 0s. Nevertheless, consecutive 1s and 0s
do occur. The physical layer codes of the Ethernet are in the form of 4B/5B (FE) and
8B/10B (GE). This means that for every 4 bits, one additional bit is added to eliminate
the possibility of four consecutive 1s or 0s. This facilitates recovery of the clock.
10
192. The sender switch transmits the high‐precision clock to the Ethernet PHY chip. The
Ethernet PHY chip then sends data with the high‐precision clock to the receiver
switch. The PHY chip of the receiver switch extracts the clock from the data code
stream. Clock precision does not decrease in this process. This is the basic
mechanism of synchronous Ethernetmechanism of synchronous Ethernet.
11
193. The code stream transmitted at the physical layer of the Ethernet contains sufficient
clock transitions. Clock transitions occur even when no data is being transmitted. This
nature of the Ethernet enables the Ethernet to recover the clock from the link. The
sender sends high‐precision clock signals, and the receiver recovers the clock signals
from the link The clock signals pass through a jitter attenuation circuit to reducefrom the link. The clock signals pass through a jitter attenuation circuit to reduce
jitters generated on the link and then can be used as the clock in the system.
The Ethernet and TDM network both support clock recovery. On the Ethernet,
however, low‐precision clock signals are transmitted to save costs. The clock recovery
function of the Ethernet is ignored, but it does not mean that the Ethernet cannot
transmit high‐precision clock.
12
194. To select the clock source correctly, devices on the network also transmit the
Synchronous State Message (SSM) with the clock information. On the SDH network,
the quality level of the clock is transmitted through the outband overhead byte in the
SDH frame. There is no outband tunnel on the Ethernet. Therefore, the downstream
device sends SSM messages to notify the downstream device of the quality level of adevice sends SSM messages to notify the downstream device of the quality level of a
clock.
13
195. The ESMC (Ethernet Synchronization Massage Channel) messages are transmitted
through the IEEE 802.3 Organization Specific Slow Protocol (OSSP). In addition, ESMC
messages and ESSM (Ethernet SSM) messages are transmitted separately so that
Sync‐E interfaces and non‐Sync‐E interfaces are compatible with each other.
14
196. The frequency for sending these messages is configurable. Generally, the acceptable
frequency is 1 frame per second (fps). When to send the messages and how to
process the message have not been defined yet, but the frame format of the message
has been defined as follows:
1 The frame is a slow protocol frame and uses the format of a standard Ethernet1. The frame is a slow protocol frame and uses the format of a standard Ethernet
frame.
2. The frame uses the unique destination MAC address 0x0180C2000002.
3. The value of the Length/Type field is the same as that in the slow protocol frame
(value 0x8809).
4. The frame has a subtype field 0x0A to identify the organizational protocol.
15
199. The Ethernet became the IEEE 802.3 standard in 1985. In 1995, the data transmission
rate is increased from 10 Mbit/s to 100 Mbit/s. During the increase of transmission
rate, the computer and network industry were trying to solve the problem of timing
synchronization on the Ethernet.
18
201. The PTP defines the following types of clock devices:
1. Ordinary clock (OC): has only one physical port to the network. The OC can be
used as the grandmaster clock or slave clock. It can send and receive PTP
messages and supports the synchronization hierarchy determining mechanism. In
addition it supports the Delay mechanism and Pdelay mechanismaddition, it supports the Delay mechanism and Pdelay mechanism.
2. Boundary clock (BC): has multiple physical ports to the network. Each physical
port is similar to the physical port of the OC and can be connected to multiple
sub‐domains. The BC can be used as the intermediate transit device.
3. End‐to‐end transparent clock (E2E TC): has multiple ports. The E2E TC can forward
all PTP messages and can correct the residential time of PTP event messages. The
ports of the E2E TC do not have a protocol engine and do not determine the
master and slave status of the clock.master and slave status of the clock.
4. Peer‐to‐peer transparent clock (P2P TC): has multiple ports and each port has a
Pdelay processing module to support the Pdelay mechanism. The ports of the P2P
TC do not have a protocol engine and do not determine the master and slave
status of the clock.
5. PTP management device: has multiple ports, including the management port
used to send PTP Management messages.
20
207. The Erbest denote the Announce message that is the best of all the Announce
messages received on port r since the last time the BMC algorithm was executed at
this node. And the Ebest denote the best of all the Erbest for the node
For an OC E = E since r =1 in this caseFor an OC, Ebest = Erbest since r =1 in this case
26
208. 1. Sending and receiving Announce messages: The OC or BC devices exchange their
own grandmaster clock parameters. The information in the Announce messages is
from the data set of each device.
2 Running the BMC algorithm: When receiving Announce messages a device runs2. Running the BMC algorithm: When receiving Announce messages, a device runs
the BMC algorithm to compare the grandmaster clock parameters in the
Announce messages. Then the device selects the port that receives the Announce
message with the best grandmaster parameters as the grandmaster clock or
announces itself as the grandmaster clock. The device also calculates the
recommended status of each port.
3. Updating the data set: According to the recommended status calculated through3. Updating the data set: According to the recommended status calculated through
the BMC algorithm, each device updates the data set.
4. Determining the port status: The state machine of each port determines the
status of the interface according to the recommended status calculated through
the BMC algorithm and the actual status of the port. Then the master‐slave
hierarchy is established in the entire domain.
27
209. As shown in the preceding figure, the time synchronization process is as follows:
1. The master clock sends a Sync message at t1.
2. The slave clock receives the Sync message at t2.
3 The slave clock sends a Req message at t3. The slave clock sends a Req message at t3.
4. The master clock receives the Req message at t4.
5. The master clock sends a Resp message containing t4 to the slave clock.
Then, t2 ‐ t1 = Delay + Offset
t4 ‐ t3 = Delay ‐ Offset
That is:That is:
Offset = [(t2 ‐ t1) ‐ (t4 ‐ t3)]/2
Delay = [(t2 ‐ t1) + (t4 ‐ t3)]/2
28
210. The frequency synchronization process is as follows:
1. The slave device calculates the corrected time when each Sync message arrives at
the slave port based on the time of the master device, that is, the set off time of
the Sync message plus the delay of the paththe Sync message plus the delay of the path.
2. The slave device calculates the interval between each two Sync messages based
on the corrected time, and the interval between each two Sync messages based
on the arriving timestamp on the slave port. Then, the slave device calculates the
proportion factor between the two types of interval.
3. The slave clock adjusts its clock frequency according to the proportion factor.
Proportion factor = [(T1N+tN) ‐ (T10+t0)]/[T2N ‐ T20]
29
211. When a PTP message traverses the protocol stack on a node, the timestamp of the message
is selected among the reference points defined by the protocol stack (A, B, C in the above
figure). The closer a reference point is to the actual physical connection point, the smaller
the timing error is. Point A in the above figure is the best reference point.
NOTE: IEEE 1588 cannot measure the asymmetric path delays between the master and slave
devices. The asymmetric path delays can only be measured by other means and provided for
IEEE 1588.
What is asymmetric correction?
1. When the communication path is symmetric, the path delay is the same in both
directions of the path. In this case, the average path delay can be used to calculate thedirections of the path. In this case, the average path delay can be used to calculate the
unidirectional path delay.
2. When the communication path is asymmetric, the path delays in the two directions of
the path are different. In this case, asymmetric correction needs to be performed on the
average path delay to obtain the unidirectional path delay.
The delayAsymmetry parameter needs to be used to calculate the actual path delay from the
master to the slave or from the responder to the requester.p q
tms = <meanPathDelay> + delayAsymmetry,
tsm = <meanPathDelay> ‐ delayAsymmetry.
30
214. The general header of a PTP message contains the following fields:
1.transportSpecific:
0: indicates that the PTP message is used by IEEE 1588.
1: indicates that the PTP message is used by 802.1as.
2.messageType: indicates the type of the PTP message.
0: Sync message y g
1: Delay_Req message
2: Pdelay_Req message
3: Pdelay_Resp message
4‐7: reserved
8: Follow_Up message
9: Delay_Resp message
A: Pdelay_Resp_Follow_Up message
B: Announce messageB: Announce message
C: Signaling message
D: Management message
E‐F: reserved
3.versionPTP: indicates the version of IEEE 1588.
4.messageLength: indicates the length of the PTP message.
5.domainNumber: indicates the domain that the sender of the PTP message belongs to.
6.correctionField: is the correction value expressed in ns multiplied by 216. For example, if the correction
value is 2 5 ns the value of this field is 0x28000value is 2.5 ns, the value of this field is 0x28000.
7.sourcePortIdentity: indicates the clock ID and the port that sends the PTP message.
8.sequenceld: indicates the sequence number of the PTP message and the relationship between consecutive
PTP messages.
9.controlField: depends on the message type and is used for compatibility with IEEE 1588v1.
10.logMessageInterval: indicates the interval for sending PTP messages, depending on the message type.
33
217. 1. Delay jitter of the protocol stack:
The simplest implementation of PTP is to use it as a common application on the top of the
network protocol stack. Timestamps are generated on the application layer. Therefore, the
delay jitter in the protocol stack causes errors in timestamps. Typical errors of timestamps
range from 100 µs to several milliseconds.
If timestamps are generated at the interrupt level rather than the application level, the delay
jitter can be reduced to about 10 µs. The actual jitter depends on the application at the
interrupt level and the service traffic on the network.
The hardware assistant technology can minimize the delay jitter in the protocol stack by
generating timestamps at the physical layer of the protocol stack. The delay jitter can be
controlled in an order of ns. The error of the timestamp is caused by the phase locking
feature of the PHY chip used to recover the clock from data streams and synchronize data.
2. Delay jitter during forwarding
Network components introduce jitter when transmitting messages, which reduces the
accuracy of the offsetFromMaster and meanPathDelay values.
High‐priority services have smaller delay jitter when being forwarded. On the bridge and
router that can differentiate service priorities, you can set the priority of the PTP event
messages to be higher than the priority of other data packets, reducing the jitter of the PTP
event messages.
3 A f i3. Accuracy of timestamps
The clock that is used to generate timestamps required by PTP must retain the ideal
accuracy. The local clock frequency of the TC or slave clock is usually different from the clock
frequency of the grandmaster clock, which affects the accuracy of timestamps.
36
222. 11/17/2013
1
NETWORK TIME PROTOCOL -
NTP
INTRODUCTION
NTP is a protocol for synchronizing the clocks on
computers over packet-switched data networkscomputers over packet switched data networks
NTP delivers accurate and reliable time in spite
of faults in the network
Provides a connectionless service (UDP in the
AbuZarGhalib
Transport Layer)
NTP is used on Internet
2
223. 11/17/2013
2
CLOCK STRATA 1/2
NTP uses a hierarchical organization of
clocksclocks
Stratum 0- Composed by: Atomic Clocks, GPS
Clocks.
Stratum 1 – Primary
Time Servers- Computers attached to stratus 0 devices
They act as servers for requests from Stratus 2
Stratum 2
AbuZarGhalib
Computers sending NTP requests to Time Servers in Stratum 1
Computers in this level will reference to several time servers to
synchronize their clocks
S2 Computers will peer with another S2 computers to provide
more reliable and robust time for all devices in the peer group
They act as servers for requests from Stratus 3
3
CLOCK STRATA 2/2
Stratum 3, 4, …
Computers employ the same NTP function as in Stratum 2
Potentially up to 16 levels
AbuZarGhalib
4
224. 11/17/2013
3
NTP - SYNCHRONIZATION SUBNET
Computer local clock are synchronized to a
number of Time Servers and peer computernumber of Time Servers and peer computer
The set of these computers and Time Servers is
known as the Synchronization Subnet
The Stratum Number for each computer is
AbuZarGhalib
determined by the hop count to the root (Strata 0)
5
NTP - SYNCHRONIZATION SUBNET:
EXAMPLE
AbuZarGhalib
6
225. 11/17/2013
4
NTP - DETERMINING TIME
Timestamps exchanged between the server and
clients (subnet peers)clients (subnet peers)
AbuZarGhalib
7
NTP - DETERMINING TIME:
EXAMPLE
AbuZarGhalib
8
226. 11/17/2013
5
REFERENCES
D. Mills, “Internet Time Synchronization: The
Network Time Protocol”, IEEE Trans. onNetwork Time Protocol , IEEE Trans. on
Communications, vol. 39, no. 10, pp. 1482 – 1493,
Oct. 1991.
NTP: The Network Time Protocol - www.ntp.org
AbuZarGhalib
Wikipedia - www.wikipedia.com
9