SlideShare a Scribd company logo
Organisasi dan Arsitektur
Komputer
Ajeng Savitri Puspaningrum, M.Kom
Pertemuan 27
Memory (Part 3)
ī‚´ Learning Kind of Memory
Semiconductor Memory
ī‚´ RAM
ī‚´ Misnamed as all semiconductor memory is random access
ī‚´ Read/Write
ī‚´ Volatile
ī‚´ Temporary storage
ī‚´ Static or dynamic
RAM
(Random Acess Memory)
Perangkat random-access memungkinkan disimpan data
yang dapat diakses secara langsung dalam urutan acak.
Main Memory
Jenis RAM
Dynamic RAM (DRAM)
Synchronous
DRAM (SDRAM)
Rambus DRAM (RDRAM)
Extended Data Output RAM
(EDORAM)
Static Random Acess Memory
Double Data Rate SDRAM (DDR SDRAM)
Main Memory
Dynamic RAM
ī‚´ Bits stored as charge in capacitors
ī‚´ Charges leak
ī‚´ Need refreshing even when powered
ī‚´ Simpler construction
ī‚´ Smaller per bit
ī‚´ Less expensive
ī‚´ Need refresh circuits
ī‚´ Slower
ī‚´ Main memory
ī‚´ Essentially analogue
ī‚´ Level of charge determines value
DRAM Operation
ī‚´ Address line active when bit read or written
ī‚´ Transistor switch closed (current flows)
ī‚´ Write
ī‚´ Voltage to bit line
ī‚´ High for 1 low for 0
ī‚´ Then signal address line
ī‚´ Transfers charge to capacitor
ī‚´ Read
ī‚´ Address line selected
ī‚´ transistor turns on
ī‚´ Charge from capacitor fed via bit line to sense amplifier
ī‚´ Compares with reference value to determine 0 or 1
ī‚´ Capacitor charge must be restored
Static RAM
ī‚´ Bits stored as on/off switches
ī‚´ No charges to leak
ī‚´ No refreshing needed when powered
ī‚´ More complex construction
ī‚´ Larger per bit
ī‚´ More expensive
ī‚´ Does not need refresh circuits
ī‚´ Faster
ī‚´ Cache
ī‚´ Digital
ī‚´ Uses flip-flops
Static RAM Operation
ī‚´ Transistor arrangement gives stable logic state
ī‚´ State 1
ī‚´ C1 high, C2 low
ī‚´ T1 T4 off, T2 T3 on
ī‚´ State 0
ī‚´ C2 high, C1 low
ī‚´ T2 T3 off, T1 T4 on
ī‚´ Address line transistors T5 T6 is switch
ī‚´ Write – apply value to B & compliment to B
ī‚´ Read – value is on line B
SRAM v DRAM
ī‚´ Both volatile
ī‚´ Power needed to preserve data
ī‚´ Dynamic cell
ī‚´ Simpler to build, smaller
ī‚´ More dense
ī‚´ Less expensive
ī‚´ Needs refresh
ī‚´ Larger memory units
ī‚´ Static
ī‚´ Faster
ī‚´ Cache
Advanced DRAM Organization
ī‚´ Basic DRAM same since first RAM chips
ī‚´ Enhanced DRAM
ī‚´ Contains small SRAM as well
ī‚´ SRAM holds last line read (c.f. Cache!)
ī‚´ Cache DRAM
ī‚´ Larger SRAM component
ī‚´ Use as cache or serial buffer
Synchronous DRAM (SDRAM)
ī‚´ Access is synchronized with an external clock
ī‚´ Address is presented to RAM
ī‚´ RAM finds data (CPU waits in conventional DRAM)
ī‚´ Since SDRAM moves data in time with system clock, CPU
knows when data will be ready
ī‚´ CPU does not have to wait, it can do something else
ī‚´ Burst mode allows SDRAM to set up stream of data and fire
it out in block
ī‚´ DDR-SDRAM sends data twice per clock cycle (leading &
trailing edge)
RAMBUS
ī‚´ Adopted by Intel for Pentium & Itanium
ī‚´ Main competitor to SDRAM
ī‚´ Vertical package – all pins on one side
ī‚´ Data exchange over 28 wires < cm long
ī‚´ Bus addresses up to 320 RDRAM chips at 1.6Gbps
ī‚´ Asynchronous block protocol
ī‚´ 480ns access time
ī‚´ Then 1.6 Gbps
DDR SDRAM
ī‚´ SDRAM can only send data once per clock
ī‚´ Double-data-rate SDRAM can send data twice per clock
cycle
ī‚´ Rising edge and falling edge
Cache DRAM
ī‚´ Mitsubishi
ī‚´ Integrates small SRAM cache (16 kb) onto generic DRAM
chip
ī‚´ Used as true cache
ī‚´ 64-bit lines
ī‚´ Effective for ordinary random access
ī‚´ To support serial access of block of data
ī‚´ E.g. refresh bit-mapped screen
ī‚´CDRAM can prefetch data from DRAM into SRAM buffer
ī‚´Subsequent accesses solely to SRAM
Read Only Memory (ROM)
ī‚´ Permanent storage
ī‚´ Nonvolatile
ī‚´ Microprogramming (see later)
ī‚´ Library subroutines
ī‚´ Systems programs (BIOS)
ī‚´ Function tables
ROM
(Read Only Memory)
ROM ini sifatnya permanen, artinya program / data yang disimpan di dalam
ROM ini tidak mudah hilang atau berubah walau aliran listrik di matikan.
Salah satu contoh ROM adalah ROM BIOS yang berisi program dasar
system komputer yang mengatur / menyiapkan semua peralatan /
komponen yang ada dalam komputer saat komputer dihidupkan.
Main Memory
Types of ROM
ī‚´ Written during manufacture
ī‚´ Very expensive for small runs
ī‚´ Programmable (once)
ī‚´ PROM
ī‚´ Needs special equipment to program
ī‚´ Read “mostly”
ī‚´ Erasable Programmable (EPROM)
ī‚´ Erased by UV
ī‚´ Electrically Erasable (EEPROM)
ī‚´ Takes much longer to write than read
ī‚´ Flash memory
ī‚´ Erase whole memory electrically
Organisation In Detail
ī‚´ A 16Mbit chip can be organised as 1M of 16 bit words
ī‚´ A bit per chip system has 16 lots of 1Mbit chip with bit 1 of each word in
chip 1 and so on
ī‚´ A 16Mbit chip can be organised as a 2048 x 2048 x 4bit array
ī‚´ Reduces number of address pins
ī‚´ Multiplex row address and column address
ī‚´ 11 pins to address (211=2048)
ī‚´ Adding one more pin doubles range of values so x4 capacity
Refreshing
ī‚´ Refresh circuit included on chip
ī‚´ Disable chip
ī‚´ Count through rows
ī‚´ Read & Write back
ī‚´ Takes time
ī‚´ Slows down apparent performance
Interleaved Memory
ī‚´ Collection of DRAM chips
ī‚´ Grouped into memory bank
ī‚´ Banks independently service read or write requests
ī‚´ K banks can service k requests simultaneously
Error Correction
ī‚´ Hard Failure
ī‚´ Permanent defect
ī‚´ Soft Error
ī‚´ Random, non-destructive
ī‚´ No permanent damage to memory
ī‚´ Detected using Hamming error correcting code
Jenis ROM
Mask ROM
Programmable Read Only Memory
(Eraseable Programmable Read Only Memory)
EPROM
Electrically Erasable Programmable Read Only Memory
Main Memory
CMOS
(Complementary Metal Oxide Semiconductor)
Suatu memori yang khusus yang berisi data
vital mengenai konfigurasi komputer dan
bersifat semi-permanen.
Main Memory
Virtual Memory
Teknik manajemen memori yang dikembangkan untuk kernel
multitugas.
Memungkinkan sebuah program harus dirancang seolah-olah
hanya ada satu jenis memori, memori "virtual", yang bertindak
secara langsung beralamat memori baca/tulis (RAM).
Main Memory
Refference
Stalling, William, Computer Organization
and Architecture, 10th Edition, Pearson,
2015
Abdurohman, Maman, Organisasi dan
Arsitektur Komputer revisi ke-4, Penerbit
Informatika, 2017
Terima Kasih
ajeng.savitri@teknokrat.ac.id
https://teknokrat.ac.id/en/
https://spada.teknokrat.ac.id/

More Related Content

What's hot

Memory organisation ppt final presentation
Memory organisation ppt final presentationMemory organisation ppt final presentation
Memory organisation ppt final presentation
rockymani
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
sreelakshmikv
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Acad
 
Ram and-rom-chips
Ram and-rom-chipsRam and-rom-chips
Ram and-rom-chipsAnuj Modi
 
Memory Mapping Cache
Memory Mapping CacheMemory Mapping Cache
Memory Mapping CacheSajith Harshana
 
Cache memory presentation
Cache memory presentationCache memory presentation
Cache memory presentationbravehearted1010
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Dilum Bandara
 
01 Introduction
01 Introduction01 Introduction
01 Introduction
Jeanie Delos Arcos
 
Buses in a computer
Buses in a computerBuses in a computer
Buses in a computer
chrispaul8676
 
Internal memory
Internal memoryInternal memory
Internal memory
Riya Choudhary
 
Cache memory
Cache memoryCache memory
Cache memory
Faiq Ali Sayed
 
Memory map
Memory mapMemory map
Memory mapaviban
 
Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)sumanth ch
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Mumthas Shaikh
 
Classification of memory hierarchy in system unit
Classification of memory hierarchy in system unitClassification of memory hierarchy in system unit
Classification of memory hierarchy in system unit
Deepjyoti Talukdar
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2Naruin
 
Topic 1 Data Representation
Topic 1 Data RepresentationTopic 1 Data Representation
Topic 1 Data RepresentationNaruin
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2ekul
 

What's hot (20)

Memory organisation ppt final presentation
Memory organisation ppt final presentationMemory organisation ppt final presentation
Memory organisation ppt final presentation
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Ram and-rom-chips
Ram and-rom-chipsRam and-rom-chips
Ram and-rom-chips
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 
Memory Mapping Cache
Memory Mapping CacheMemory Mapping Cache
Memory Mapping Cache
 
04 Cache Memory
04  Cache  Memory04  Cache  Memory
04 Cache Memory
 
Cache memory presentation
Cache memory presentationCache memory presentation
Cache memory presentation
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
01 Introduction
01 Introduction01 Introduction
01 Introduction
 
Buses in a computer
Buses in a computerBuses in a computer
Buses in a computer
 
Internal memory
Internal memoryInternal memory
Internal memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Memory map
Memory mapMemory map
Memory map
 
Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Classification of memory hierarchy in system unit
Classification of memory hierarchy in system unitClassification of memory hierarchy in system unit
Classification of memory hierarchy in system unit
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2
 
Topic 1 Data Representation
Topic 1 Data RepresentationTopic 1 Data Representation
Topic 1 Data Representation
 
Hcs Topic 2 Computer Structure V2
Hcs Topic 2  Computer Structure V2Hcs Topic 2  Computer Structure V2
Hcs Topic 2 Computer Structure V2
 

Similar to Memory (Part 3)

COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5
Dr.MAYA NAYAK
 
05 internal memory
05 internal memory05 internal memory
05 internal memory
Ammara Naseem
 
Memory Organization in Computer Organization and Architecture
Memory Organization in Computer Organization and ArchitectureMemory Organization in Computer Organization and Architecture
Memory Organization in Computer Organization and Architecture
MahendraMunirathnam1
 
Dram and its types
Dram and its typesDram and its types
Dram and its typesMuhammad Ishaq
 
ROM
ROMROM
Basics Of Semiconductor Memories
Basics Of Semiconductor MemoriesBasics Of Semiconductor Memories
Basics Of Semiconductor Memories
Rahul Bandhe
 
Chapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworldChapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworld
Praveen Kumar
 
06 - Memory.ppt
06 - Memory.ppt06 - Memory.ppt
06 - Memory.ppt
AliyuAhmed9
 
RAM slide
RAM slideRAM slide
RAM slide
MDShamimAlMamun4
 
05 internal memory
05 internal memory05 internal memory
05 internal memory
dilip kumar
 
Random Access Memory (RAM)
Random Access Memory (RAM)Random Access Memory (RAM)
Random Access Memory (RAM)
RemonShai
 
Volatile memory
Volatile memoryVolatile memory
Volatile memory
Simon Paul
 
Random access memory
Random access memoryRandom access memory
Random access memory
Ruchi Maurya
 
memories.pptx
memories.pptxmemories.pptx
memories.pptx
Amulyagt1
 
Memory
MemoryMemory
Memory
Bits
 
Random Access Memory ppt
Random Access Memory pptRandom Access Memory ppt
Random Access Memory ppt
OECLIB Odisha Electronics Control Library
 
Topic 10- Random Access Memory (RAM).pptx
Topic 10- Random Access Memory (RAM).pptxTopic 10- Random Access Memory (RAM).pptx
Topic 10- Random Access Memory (RAM).pptx
MartMantilla1
 

Similar to Memory (Part 3) (20)

COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5
 
05 internal memory
05 internal memory05 internal memory
05 internal memory
 
Memory Organization in Computer Organization and Architecture
Memory Organization in Computer Organization and ArchitectureMemory Organization in Computer Organization and Architecture
Memory Organization in Computer Organization and Architecture
 
Dram and its types
Dram and its typesDram and its types
Dram and its types
 
ROM
ROMROM
ROM
 
Basics Of Semiconductor Memories
Basics Of Semiconductor MemoriesBasics Of Semiconductor Memories
Basics Of Semiconductor Memories
 
04 cache memory...
04 cache memory...04 cache memory...
04 cache memory...
 
Chapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworldChapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworld
 
06 - Memory.ppt
06 - Memory.ppt06 - Memory.ppt
06 - Memory.ppt
 
RAM slide
RAM slideRAM slide
RAM slide
 
Memory technologies
Memory technologiesMemory technologies
Memory technologies
 
05 internal memory
05 internal memory05 internal memory
05 internal memory
 
Random Access Memory (RAM)
Random Access Memory (RAM)Random Access Memory (RAM)
Random Access Memory (RAM)
 
Volatile memory
Volatile memoryVolatile memory
Volatile memory
 
Random access memory
Random access memoryRandom access memory
Random access memory
 
memories.pptx
memories.pptxmemories.pptx
memories.pptx
 
Memory
MemoryMemory
Memory
 
Memorydevices 110602031611-phpapp02
Memorydevices 110602031611-phpapp02Memorydevices 110602031611-phpapp02
Memorydevices 110602031611-phpapp02
 
Random Access Memory ppt
Random Access Memory pptRandom Access Memory ppt
Random Access Memory ppt
 
Topic 10- Random Access Memory (RAM).pptx
Topic 10- Random Access Memory (RAM).pptxTopic 10- Random Access Memory (RAM).pptx
Topic 10- Random Access Memory (RAM).pptx
 

More from Ajeng Savitri

Software Testing Documentation
Software Testing DocumentationSoftware Testing Documentation
Software Testing Documentation
Ajeng Savitri
 
Software Productivity Measurement
Software Productivity MeasurementSoftware Productivity Measurement
Software Productivity Measurement
Ajeng Savitri
 
Debugging (Part 2)
Debugging (Part 2)Debugging (Part 2)
Debugging (Part 2)
Ajeng Savitri
 
Debugging
DebuggingDebugging
Debugging
Ajeng Savitri
 
Software Testing Strategy (Part 2)
Software Testing Strategy (Part 2)Software Testing Strategy (Part 2)
Software Testing Strategy (Part 2)
Ajeng Savitri
 
Software Testing Strategy
Software Testing StrategySoftware Testing Strategy
Software Testing Strategy
Ajeng Savitri
 
Object Oriented Testing
Object Oriented TestingObject Oriented Testing
Object Oriented Testing
Ajeng Savitri
 
Testing Technique (Part 2)
Testing Technique (Part 2)Testing Technique (Part 2)
Testing Technique (Part 2)
Ajeng Savitri
 
Testing Technique
Testing TechniqueTesting Technique
Testing Technique
Ajeng Savitri
 
Testing Plan
Testing PlanTesting Plan
Testing Plan
Ajeng Savitri
 
Methodology Selection Strategy
Methodology Selection Strategy Methodology Selection Strategy
Methodology Selection Strategy
Ajeng Savitri
 
Software Testing - Software Quality (Part 2)
Software Testing - Software Quality (Part 2)Software Testing - Software Quality (Part 2)
Software Testing - Software Quality (Part 2)
Ajeng Savitri
 
Software Testing - Software Quality
Software Testing - Software QualitySoftware Testing - Software Quality
Software Testing - Software Quality
Ajeng Savitri
 
Computer Evolution and Performance
Computer Evolution and PerformanceComputer Evolution and Performance
Computer Evolution and Performance
Ajeng Savitri
 
Software Testing - Introduction
Software Testing - IntroductionSoftware Testing - Introduction
Software Testing - Introduction
Ajeng Savitri
 
Sequence Diagram
Sequence DiagramSequence Diagram
Sequence Diagram
Ajeng Savitri
 
Activity Diagram
Activity DiagramActivity Diagram
Activity Diagram
Ajeng Savitri
 
Use Case Diagram
Use Case DiagramUse Case Diagram
Use Case Diagram
Ajeng Savitri
 
Requirement Gathering
Requirement GatheringRequirement Gathering
Requirement Gathering
Ajeng Savitri
 
Business Value
Business ValueBusiness Value
Business Value
Ajeng Savitri
 

More from Ajeng Savitri (20)

Software Testing Documentation
Software Testing DocumentationSoftware Testing Documentation
Software Testing Documentation
 
Software Productivity Measurement
Software Productivity MeasurementSoftware Productivity Measurement
Software Productivity Measurement
 
Debugging (Part 2)
Debugging (Part 2)Debugging (Part 2)
Debugging (Part 2)
 
Debugging
DebuggingDebugging
Debugging
 
Software Testing Strategy (Part 2)
Software Testing Strategy (Part 2)Software Testing Strategy (Part 2)
Software Testing Strategy (Part 2)
 
Software Testing Strategy
Software Testing StrategySoftware Testing Strategy
Software Testing Strategy
 
Object Oriented Testing
Object Oriented TestingObject Oriented Testing
Object Oriented Testing
 
Testing Technique (Part 2)
Testing Technique (Part 2)Testing Technique (Part 2)
Testing Technique (Part 2)
 
Testing Technique
Testing TechniqueTesting Technique
Testing Technique
 
Testing Plan
Testing PlanTesting Plan
Testing Plan
 
Methodology Selection Strategy
Methodology Selection Strategy Methodology Selection Strategy
Methodology Selection Strategy
 
Software Testing - Software Quality (Part 2)
Software Testing - Software Quality (Part 2)Software Testing - Software Quality (Part 2)
Software Testing - Software Quality (Part 2)
 
Software Testing - Software Quality
Software Testing - Software QualitySoftware Testing - Software Quality
Software Testing - Software Quality
 
Computer Evolution and Performance
Computer Evolution and PerformanceComputer Evolution and Performance
Computer Evolution and Performance
 
Software Testing - Introduction
Software Testing - IntroductionSoftware Testing - Introduction
Software Testing - Introduction
 
Sequence Diagram
Sequence DiagramSequence Diagram
Sequence Diagram
 
Activity Diagram
Activity DiagramActivity Diagram
Activity Diagram
 
Use Case Diagram
Use Case DiagramUse Case Diagram
Use Case Diagram
 
Requirement Gathering
Requirement GatheringRequirement Gathering
Requirement Gathering
 
Business Value
Business ValueBusiness Value
Business Value
 

Recently uploaded

Mobile App Development Company In Noida | Drona Infotech
Mobile App Development Company In Noida | Drona InfotechMobile App Development Company In Noida | Drona Infotech
Mobile App Development Company In Noida | Drona Infotech
Drona Infotech
 
Automated software refactoring with OpenRewrite and Generative AI.pptx.pdf
Automated software refactoring with OpenRewrite and Generative AI.pptx.pdfAutomated software refactoring with OpenRewrite and Generative AI.pptx.pdf
Automated software refactoring with OpenRewrite and Generative AI.pptx.pdf
timtebeek1
 
Globus Compute Introduction - GlobusWorld 2024
Globus Compute Introduction - GlobusWorld 2024Globus Compute Introduction - GlobusWorld 2024
Globus Compute Introduction - GlobusWorld 2024
Globus
 
AI Fusion Buddy Review: Brand New, Groundbreaking Gemini-Powered AI App
AI Fusion Buddy Review: Brand New, Groundbreaking Gemini-Powered AI AppAI Fusion Buddy Review: Brand New, Groundbreaking Gemini-Powered AI App
AI Fusion Buddy Review: Brand New, Groundbreaking Gemini-Powered AI App
Google
 
OpenMetadata Community Meeting - 5th June 2024
OpenMetadata Community Meeting - 5th June 2024OpenMetadata Community Meeting - 5th June 2024
OpenMetadata Community Meeting - 5th June 2024
OpenMetadata
 
Lecture 1 Introduction to games development
Lecture 1 Introduction to games developmentLecture 1 Introduction to games development
Lecture 1 Introduction to games development
abdulrafaychaudhry
 
Climate Science Flows: Enabling Petabyte-Scale Climate Analysis with the Eart...
Climate Science Flows: Enabling Petabyte-Scale Climate Analysis with the Eart...Climate Science Flows: Enabling Petabyte-Scale Climate Analysis with the Eart...
Climate Science Flows: Enabling Petabyte-Scale Climate Analysis with the Eart...
Globus
 
May Marketo Masterclass, London MUG May 22 2024.pdf
May Marketo Masterclass, London MUG May 22 2024.pdfMay Marketo Masterclass, London MUG May 22 2024.pdf
May Marketo Masterclass, London MUG May 22 2024.pdf
Adele Miller
 
Vitthal Shirke Java Microservices Resume.pdf
Vitthal Shirke Java Microservices Resume.pdfVitthal Shirke Java Microservices Resume.pdf
Vitthal Shirke Java Microservices Resume.pdf
Vitthal Shirke
 
Utilocate provides Smarter, Better, Faster, Safer Locate Ticket Management
Utilocate provides Smarter, Better, Faster, Safer Locate Ticket ManagementUtilocate provides Smarter, Better, Faster, Safer Locate Ticket Management
Utilocate provides Smarter, Better, Faster, Safer Locate Ticket Management
Utilocate
 
Empowering Growth with Best Software Development Company in Noida - Deuglo
Empowering Growth with Best Software  Development Company in Noida - DeugloEmpowering Growth with Best Software  Development Company in Noida - Deuglo
Empowering Growth with Best Software Development Company in Noida - Deuglo
Deuglo Infosystem Pvt Ltd
 
Innovating Inference - Remote Triggering of Large Language Models on HPC Clus...
Innovating Inference - Remote Triggering of Large Language Models on HPC Clus...Innovating Inference - Remote Triggering of Large Language Models on HPC Clus...
Innovating Inference - Remote Triggering of Large Language Models on HPC Clus...
Globus
 
Orion Context Broker introduction 20240604
Orion Context Broker introduction 20240604Orion Context Broker introduction 20240604
Orion Context Broker introduction 20240604
Fermin Galan
 
Text-Summarization-of-Breaking-News-Using-Fine-tuning-BART-Model.pptx
Text-Summarization-of-Breaking-News-Using-Fine-tuning-BART-Model.pptxText-Summarization-of-Breaking-News-Using-Fine-tuning-BART-Model.pptx
Text-Summarization-of-Breaking-News-Using-Fine-tuning-BART-Model.pptx
ShamsuddeenMuhammadA
 
Globus Connect Server Deep Dive - GlobusWorld 2024
Globus Connect Server Deep Dive - GlobusWorld 2024Globus Connect Server Deep Dive - GlobusWorld 2024
Globus Connect Server Deep Dive - GlobusWorld 2024
Globus
 
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
Juraj Vysvader
 
Quarkus Hidden and Forbidden Extensions
Quarkus Hidden and Forbidden ExtensionsQuarkus Hidden and Forbidden Extensions
Quarkus Hidden and Forbidden Extensions
Max Andersen
 
AI Pilot Review: The World’s First Virtual Assistant Marketing Suite
AI Pilot Review: The World’s First Virtual Assistant Marketing SuiteAI Pilot Review: The World’s First Virtual Assistant Marketing Suite
AI Pilot Review: The World’s First Virtual Assistant Marketing Suite
Google
 
Need for Speed: Removing speed bumps from your Symfony projects ⚡ī¸
Need for Speed: Removing speed bumps from your Symfony projects ⚡ī¸Need for Speed: Removing speed bumps from your Symfony projects ⚡ī¸
Need for Speed: Removing speed bumps from your Symfony projects ⚡ī¸
Łukasz Chruściel
 
Graspan: A Big Data System for Big Code Analysis
Graspan: A Big Data System for Big Code AnalysisGraspan: A Big Data System for Big Code Analysis
Graspan: A Big Data System for Big Code Analysis
Aftab Hussain
 

Recently uploaded (20)

Mobile App Development Company In Noida | Drona Infotech
Mobile App Development Company In Noida | Drona InfotechMobile App Development Company In Noida | Drona Infotech
Mobile App Development Company In Noida | Drona Infotech
 
Automated software refactoring with OpenRewrite and Generative AI.pptx.pdf
Automated software refactoring with OpenRewrite and Generative AI.pptx.pdfAutomated software refactoring with OpenRewrite and Generative AI.pptx.pdf
Automated software refactoring with OpenRewrite and Generative AI.pptx.pdf
 
Globus Compute Introduction - GlobusWorld 2024
Globus Compute Introduction - GlobusWorld 2024Globus Compute Introduction - GlobusWorld 2024
Globus Compute Introduction - GlobusWorld 2024
 
AI Fusion Buddy Review: Brand New, Groundbreaking Gemini-Powered AI App
AI Fusion Buddy Review: Brand New, Groundbreaking Gemini-Powered AI AppAI Fusion Buddy Review: Brand New, Groundbreaking Gemini-Powered AI App
AI Fusion Buddy Review: Brand New, Groundbreaking Gemini-Powered AI App
 
OpenMetadata Community Meeting - 5th June 2024
OpenMetadata Community Meeting - 5th June 2024OpenMetadata Community Meeting - 5th June 2024
OpenMetadata Community Meeting - 5th June 2024
 
Lecture 1 Introduction to games development
Lecture 1 Introduction to games developmentLecture 1 Introduction to games development
Lecture 1 Introduction to games development
 
Climate Science Flows: Enabling Petabyte-Scale Climate Analysis with the Eart...
Climate Science Flows: Enabling Petabyte-Scale Climate Analysis with the Eart...Climate Science Flows: Enabling Petabyte-Scale Climate Analysis with the Eart...
Climate Science Flows: Enabling Petabyte-Scale Climate Analysis with the Eart...
 
May Marketo Masterclass, London MUG May 22 2024.pdf
May Marketo Masterclass, London MUG May 22 2024.pdfMay Marketo Masterclass, London MUG May 22 2024.pdf
May Marketo Masterclass, London MUG May 22 2024.pdf
 
Vitthal Shirke Java Microservices Resume.pdf
Vitthal Shirke Java Microservices Resume.pdfVitthal Shirke Java Microservices Resume.pdf
Vitthal Shirke Java Microservices Resume.pdf
 
Utilocate provides Smarter, Better, Faster, Safer Locate Ticket Management
Utilocate provides Smarter, Better, Faster, Safer Locate Ticket ManagementUtilocate provides Smarter, Better, Faster, Safer Locate Ticket Management
Utilocate provides Smarter, Better, Faster, Safer Locate Ticket Management
 
Empowering Growth with Best Software Development Company in Noida - Deuglo
Empowering Growth with Best Software  Development Company in Noida - DeugloEmpowering Growth with Best Software  Development Company in Noida - Deuglo
Empowering Growth with Best Software Development Company in Noida - Deuglo
 
Innovating Inference - Remote Triggering of Large Language Models on HPC Clus...
Innovating Inference - Remote Triggering of Large Language Models on HPC Clus...Innovating Inference - Remote Triggering of Large Language Models on HPC Clus...
Innovating Inference - Remote Triggering of Large Language Models on HPC Clus...
 
Orion Context Broker introduction 20240604
Orion Context Broker introduction 20240604Orion Context Broker introduction 20240604
Orion Context Broker introduction 20240604
 
Text-Summarization-of-Breaking-News-Using-Fine-tuning-BART-Model.pptx
Text-Summarization-of-Breaking-News-Using-Fine-tuning-BART-Model.pptxText-Summarization-of-Breaking-News-Using-Fine-tuning-BART-Model.pptx
Text-Summarization-of-Breaking-News-Using-Fine-tuning-BART-Model.pptx
 
Globus Connect Server Deep Dive - GlobusWorld 2024
Globus Connect Server Deep Dive - GlobusWorld 2024Globus Connect Server Deep Dive - GlobusWorld 2024
Globus Connect Server Deep Dive - GlobusWorld 2024
 
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
 
Quarkus Hidden and Forbidden Extensions
Quarkus Hidden and Forbidden ExtensionsQuarkus Hidden and Forbidden Extensions
Quarkus Hidden and Forbidden Extensions
 
AI Pilot Review: The World’s First Virtual Assistant Marketing Suite
AI Pilot Review: The World’s First Virtual Assistant Marketing SuiteAI Pilot Review: The World’s First Virtual Assistant Marketing Suite
AI Pilot Review: The World’s First Virtual Assistant Marketing Suite
 
Need for Speed: Removing speed bumps from your Symfony projects ⚡ī¸
Need for Speed: Removing speed bumps from your Symfony projects ⚡ī¸Need for Speed: Removing speed bumps from your Symfony projects ⚡ī¸
Need for Speed: Removing speed bumps from your Symfony projects ⚡ī¸
 
Graspan: A Big Data System for Big Code Analysis
Graspan: A Big Data System for Big Code AnalysisGraspan: A Big Data System for Big Code Analysis
Graspan: A Big Data System for Big Code Analysis
 

Memory (Part 3)

  • 1. Organisasi dan Arsitektur Komputer Ajeng Savitri Puspaningrum, M.Kom Pertemuan 27
  • 4. Semiconductor Memory ī‚´ RAM ī‚´ Misnamed as all semiconductor memory is random access ī‚´ Read/Write ī‚´ Volatile ī‚´ Temporary storage ī‚´ Static or dynamic
  • 5. RAM (Random Acess Memory) Perangkat random-access memungkinkan disimpan data yang dapat diakses secara langsung dalam urutan acak. Main Memory
  • 6. Jenis RAM Dynamic RAM (DRAM) Synchronous DRAM (SDRAM) Rambus DRAM (RDRAM) Extended Data Output RAM (EDORAM) Static Random Acess Memory Double Data Rate SDRAM (DDR SDRAM) Main Memory
  • 7. Dynamic RAM ī‚´ Bits stored as charge in capacitors ī‚´ Charges leak ī‚´ Need refreshing even when powered ī‚´ Simpler construction ī‚´ Smaller per bit ī‚´ Less expensive ī‚´ Need refresh circuits ī‚´ Slower ī‚´ Main memory ī‚´ Essentially analogue ī‚´ Level of charge determines value
  • 8. DRAM Operation ī‚´ Address line active when bit read or written ī‚´ Transistor switch closed (current flows) ī‚´ Write ī‚´ Voltage to bit line ī‚´ High for 1 low for 0 ī‚´ Then signal address line ī‚´ Transfers charge to capacitor ī‚´ Read ī‚´ Address line selected ī‚´ transistor turns on ī‚´ Charge from capacitor fed via bit line to sense amplifier ī‚´ Compares with reference value to determine 0 or 1 ī‚´ Capacitor charge must be restored
  • 9. Static RAM ī‚´ Bits stored as on/off switches ī‚´ No charges to leak ī‚´ No refreshing needed when powered ī‚´ More complex construction ī‚´ Larger per bit ī‚´ More expensive ī‚´ Does not need refresh circuits ī‚´ Faster ī‚´ Cache ī‚´ Digital ī‚´ Uses flip-flops
  • 10. Static RAM Operation ī‚´ Transistor arrangement gives stable logic state ī‚´ State 1 ī‚´ C1 high, C2 low ī‚´ T1 T4 off, T2 T3 on ī‚´ State 0 ī‚´ C2 high, C1 low ī‚´ T2 T3 off, T1 T4 on ī‚´ Address line transistors T5 T6 is switch ī‚´ Write – apply value to B & compliment to B ī‚´ Read – value is on line B
  • 11. SRAM v DRAM ī‚´ Both volatile ī‚´ Power needed to preserve data ī‚´ Dynamic cell ī‚´ Simpler to build, smaller ī‚´ More dense ī‚´ Less expensive ī‚´ Needs refresh ī‚´ Larger memory units ī‚´ Static ī‚´ Faster ī‚´ Cache
  • 12. Advanced DRAM Organization ī‚´ Basic DRAM same since first RAM chips ī‚´ Enhanced DRAM ī‚´ Contains small SRAM as well ī‚´ SRAM holds last line read (c.f. Cache!) ī‚´ Cache DRAM ī‚´ Larger SRAM component ī‚´ Use as cache or serial buffer
  • 13. Synchronous DRAM (SDRAM) ī‚´ Access is synchronized with an external clock ī‚´ Address is presented to RAM ī‚´ RAM finds data (CPU waits in conventional DRAM) ī‚´ Since SDRAM moves data in time with system clock, CPU knows when data will be ready ī‚´ CPU does not have to wait, it can do something else ī‚´ Burst mode allows SDRAM to set up stream of data and fire it out in block ī‚´ DDR-SDRAM sends data twice per clock cycle (leading & trailing edge)
  • 14. RAMBUS ī‚´ Adopted by Intel for Pentium & Itanium ī‚´ Main competitor to SDRAM ī‚´ Vertical package – all pins on one side ī‚´ Data exchange over 28 wires < cm long ī‚´ Bus addresses up to 320 RDRAM chips at 1.6Gbps ī‚´ Asynchronous block protocol ī‚´ 480ns access time ī‚´ Then 1.6 Gbps
  • 15. DDR SDRAM ī‚´ SDRAM can only send data once per clock ī‚´ Double-data-rate SDRAM can send data twice per clock cycle ī‚´ Rising edge and falling edge
  • 16. Cache DRAM ī‚´ Mitsubishi ī‚´ Integrates small SRAM cache (16 kb) onto generic DRAM chip ī‚´ Used as true cache ī‚´ 64-bit lines ī‚´ Effective for ordinary random access ī‚´ To support serial access of block of data ī‚´ E.g. refresh bit-mapped screen ī‚´CDRAM can prefetch data from DRAM into SRAM buffer ī‚´Subsequent accesses solely to SRAM
  • 17. Read Only Memory (ROM) ī‚´ Permanent storage ī‚´ Nonvolatile ī‚´ Microprogramming (see later) ī‚´ Library subroutines ī‚´ Systems programs (BIOS) ī‚´ Function tables
  • 18. ROM (Read Only Memory) ROM ini sifatnya permanen, artinya program / data yang disimpan di dalam ROM ini tidak mudah hilang atau berubah walau aliran listrik di matikan. Salah satu contoh ROM adalah ROM BIOS yang berisi program dasar system komputer yang mengatur / menyiapkan semua peralatan / komponen yang ada dalam komputer saat komputer dihidupkan. Main Memory
  • 19. Types of ROM ī‚´ Written during manufacture ī‚´ Very expensive for small runs ī‚´ Programmable (once) ī‚´ PROM ī‚´ Needs special equipment to program ī‚´ Read “mostly” ī‚´ Erasable Programmable (EPROM) ī‚´ Erased by UV ī‚´ Electrically Erasable (EEPROM) ī‚´ Takes much longer to write than read ī‚´ Flash memory ī‚´ Erase whole memory electrically
  • 20. Organisation In Detail ī‚´ A 16Mbit chip can be organised as 1M of 16 bit words ī‚´ A bit per chip system has 16 lots of 1Mbit chip with bit 1 of each word in chip 1 and so on ī‚´ A 16Mbit chip can be organised as a 2048 x 2048 x 4bit array ī‚´ Reduces number of address pins ī‚´ Multiplex row address and column address ī‚´ 11 pins to address (211=2048) ī‚´ Adding one more pin doubles range of values so x4 capacity
  • 21. Refreshing ī‚´ Refresh circuit included on chip ī‚´ Disable chip ī‚´ Count through rows ī‚´ Read & Write back ī‚´ Takes time ī‚´ Slows down apparent performance
  • 22. Interleaved Memory ī‚´ Collection of DRAM chips ī‚´ Grouped into memory bank ī‚´ Banks independently service read or write requests ī‚´ K banks can service k requests simultaneously
  • 23. Error Correction ī‚´ Hard Failure ī‚´ Permanent defect ī‚´ Soft Error ī‚´ Random, non-destructive ī‚´ No permanent damage to memory ī‚´ Detected using Hamming error correcting code
  • 24. Jenis ROM Mask ROM Programmable Read Only Memory (Eraseable Programmable Read Only Memory) EPROM Electrically Erasable Programmable Read Only Memory Main Memory
  • 25. CMOS (Complementary Metal Oxide Semiconductor) Suatu memori yang khusus yang berisi data vital mengenai konfigurasi komputer dan bersifat semi-permanen. Main Memory
  • 26. Virtual Memory Teknik manajemen memori yang dikembangkan untuk kernel multitugas. Memungkinkan sebuah program harus dirancang seolah-olah hanya ada satu jenis memori, memori "virtual", yang bertindak secara langsung beralamat memori baca/tulis (RAM). Main Memory
  • 27. Refference Stalling, William, Computer Organization and Architecture, 10th Edition, Pearson, 2015 Abdurohman, Maman, Organisasi dan Arsitektur Komputer revisi ke-4, Penerbit Informatika, 2017