SlideShare a Scribd company logo
1 of 23
MEMORY
HIERARCHY
OBJECTIVE
• Study about the various types of memory according
to size, cost and speed.
Memory Hierarchy
• The memory unit is an essential component in any digital
computer since it is needed for storing programs and data
• Not all accumulated information is needed by the CPU at
the same time
• Therefore, it is more economical to use low-cost storage
devices to serve as a backup for storing the information
that is not currently used by CPU
Memory Hierarchy
• Computer Memory Hierarchy is a pyramid structure that is
commonly used to illustrate the significant differences among
memory types.
• The memory unit that directly communicate with CPU is called
the main memory
• Devices that provide backup storage are called auxiliary
memory
• The memory hierarchy system consists of all storage devices
employed in a computer system from the slow by high-capacity
auxiliary memory to a relatively faster main memory, to an even
smaller and faster cache memory
Figure
Main memory
• Most of the main memory in a general purpose
computer is made up of RAM integrated circuits
chips, but a portion of the memory may be
constructed with ROM chips
• RAM– Random Access memory
– Integrated RAM are available in two possible operating
modes, Static and Dynamic
• ROM– Read Only memory
RAM
 A RAM chip is better suited for communication with the CPU if
it has one or more control inputs that select the chip when
needed
 Read/write memory, that initially doesn’t contain any data
 The computing system that it is used in usually stores data at
various locations to retrieve it latter from these locations
 Its data pins are bidirectional (data can flow into or out of the
chip via these pins), as opposite to those of ROM that are output
only
 It loses its data once the power is removed, so it is a volatile
memory
 It has a directional select signal R/W’; When R/W’=1, the chip
outputs data to the rest of the circuit; when R/W’ = 0 it inputs
data from the rest of the circuit
FIG: RAM
Random-Access Memory Types
Static RAM (SRAM)
Each cell stores bit with a six-transistor (Diode) circuit.
Retains value indefinitely, as long as it is kept powered.
Relatively insensitive to disturbances such as electrical noise.
Faster and more expensive than DRAM.
Dynamic RAM (DRAM)
Each cell stores bit with a capacitor and transistor.
Value must be refreshed every 10-100 ms.
Sensitive to disturbances.
Slower and cheaper than SRAM.
FIG :SRAM FIG:DRAM
ROM
ROM is used for storing programs that are
PERMENTLY resident in the computer and for tables of
constants that do not change in value once the production
of the computer is completed.
The ROM portion of main memory is needed for storing
an initial program called bootstrap loader, witch is to start
the computer software operating when power is turned off
FIG: ROM
ROM Types
 Masked ROM – programmed with its data when the chip is
fabricated
 PROM – programmable ROM, by the user using a standard
PROM programmer, by burning some special type of fuses.
Once programmed will not be possible to program it again
 EPROM – erasable ROM; the chip can be erased and chip
reprogrammed; programming process consists in charging
some internal capacitors; the UV light (method of erase)
makes those capacitors to leak their charge, thus resetting the
chip
 EEPROM – Electrically Erasable PROM; it is possible to
modify individual locations of the memory, leaving others
unchanged; one common use of the EEPROM is in BIOS of
personal computers.
Auxiliary Memory
The main memory construction is costly. Therefore, it has to be
limited in size. The main memory is used to store only those
instructions and data which are to be used immediately. However,
a computer has to store a large amount of information. The bulk of
information is stored in the auxiliary memory. This is also called
backing storage or secondary storage. They include hard disk, floppy
disks, CD-ROM, USB flash drives, etc.
When the electricity supply to the computer is off, all data stored in
the primary storage is destroyed. On the other hand, this is not true
for secondary storage. The data stored in secondary storage can be
stored for the desired time
FIG:AUXILLARY MEMORY DEVICES
Cache memory
If the active portions of the program and data are
placed in a fast small memory, the average memory
access time can be reduced,
Thus reducing the total execution time of the
program
Such a fast small memory is referred to as cache
memory
The cache is the fastest component in the memory
hierarchy and approaches the speed of CPU
component
• When CPU needs to access memory, the cache is
examined
• If the word is found in the cache, it is read from
the fast memory
• If the word addressed by the CPU is not found in
the cache, the main memory is accessed to read
the word
• The basic characteristic of cache memory is its fast
access time,
• Therefore, very little or no time must be wasted
when searching the words in the cache
Cache memory cont…..
L1 ,L2 and L3 cache
• L1 cache (2KB - 64KB)
• L1 cache (also known as primary cache or Level 1
cache) is the top most cache in the hierarchy of cache
levels of a CPU. It is the fastest cache in the hierarchy.
It has a smaller size and a smaller delay (zero wait-
state) because it is usually built in to the chip. SRAM
(Static Random Access Memory) is used for the
implementation of L1.
• L2 cache (256KB - 512KB)
• L2 cache (also known as secondary cache or Level 2
cache) is the cache that is next to L1 in the cache
hierarchy. L2 is usually accessed only if the data
looking for is not found in L1. L2 is typically
implemented using a DRAM (Dynamic Random
Access Memory). Most times, L2 is soldered on to
the motherboard very close to the chip (but not on the
chip itself), but some processors like Pentium Pro
deviated from this standard
• L3 cache (1MB -8MB)
• Level 3 Cache - With each cache miss, it proceeds to
the next level cache. This is the largest among the all
the cache, even though it is slower, its still faster than
the RAM.
Difference between L1, L2 and L3 cache
• All processors rely on L1 cache, this is usually
located on the die of the processor and is very fast
memory (and expensive). L2 cache is slower, bigger
and cheaper than L1 cache. Older processors used L2
cache on the motherboard, nowadays it tends to be
built in to the processor. L3 cache is slower, bigger
and cheaper than L2 cache. Again this can be on chip
or on the motherboard.
Virtual memory
• Virtual memory is imaginary memory: it
gives you the illusion of a memory
arrangement that’s not physically there.
Thank you…..
BY…
SREELAKSHMI KV

More Related Content

What's hot

Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Subhasis Dash
 
Pipeline hazards in computer Architecture ppt
Pipeline hazards in computer Architecture pptPipeline hazards in computer Architecture ppt
Pipeline hazards in computer Architecture pptmali yogesh kumar
 
Functional units of computer
Functional units of computerFunctional units of computer
Functional units of computergaurav jain
 
Virtual memory
Virtual memoryVirtual memory
Virtual memoryAnuj Modi
 
Memory Management in OS
Memory Management in OSMemory Management in OS
Memory Management in OSvampugani
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.CS_GDRCST
 
Memory management ppt
Memory management pptMemory management ppt
Memory management pptManishaJha43
 
Segmentation in Operating Systems.
Segmentation in Operating Systems.Segmentation in Operating Systems.
Segmentation in Operating Systems.Muhammad SiRaj Munir
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
Memory management
Memory managementMemory management
Memory managementcpjcollege
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Designmekind
 

What's hot (20)

CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
 
Virtual memory ppt
Virtual memory pptVirtual memory ppt
Virtual memory ppt
 
Pipeline hazards in computer Architecture ppt
Pipeline hazards in computer Architecture pptPipeline hazards in computer Architecture ppt
Pipeline hazards in computer Architecture ppt
 
Memory Hierarchy
Memory HierarchyMemory Hierarchy
Memory Hierarchy
 
Functional units of computer
Functional units of computerFunctional units of computer
Functional units of computer
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
 
Memory Management in OS
Memory Management in OSMemory Management in OS
Memory Management in OS
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
register
registerregister
register
 
Lecture 3 instruction set
Lecture 3  instruction setLecture 3  instruction set
Lecture 3 instruction set
 
Memory management ppt
Memory management pptMemory management ppt
Memory management ppt
 
Segmentation in Operating Systems.
Segmentation in Operating Systems.Segmentation in Operating Systems.
Segmentation in Operating Systems.
 
Cache memory
Cache memoryCache memory
Cache memory
 
Memory management
Memory managementMemory management
Memory management
 
DMA and DMA controller
DMA and DMA controllerDMA and DMA controller
DMA and DMA controller
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
design of accumlator
design of accumlatordesign of accumlator
design of accumlator
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 

Similar to memory hierarchy

Memory and storage devices
Memory and storage devicesMemory and storage devices
Memory and storage devicesChuuHye
 
its about computer storage and its managements how to manage the memory, in a...
its about computer storage and its managements how to manage the memory, in a...its about computer storage and its managements how to manage the memory, in a...
its about computer storage and its managements how to manage the memory, in a...ssuserf86fba
 
cache memory and cloud computing technology
cache memory and cloud computing technologycache memory and cloud computing technology
cache memory and cloud computing technologyssuserf86fba
 
Basics Of Semiconductor Memories
Basics Of Semiconductor MemoriesBasics Of Semiconductor Memories
Basics Of Semiconductor MemoriesRahul Bandhe
 
Memory & its types presentation1
Memory & its types presentation1Memory & its types presentation1
Memory & its types presentation1JAI BAMORIYA
 
COMPUTER MEMORY
COMPUTER MEMORYCOMPUTER MEMORY
COMPUTER MEMORYRajat More
 
06. System unit of computer
06. System unit of computer06. System unit of computer
06. System unit of computerTimesRide
 
06. system unit computer
06. system unit   computer06. system unit   computer
06. system unit computerTimesRide
 
What is Computer Memory.ppt
What is Computer Memory.pptWhat is Computer Memory.ppt
What is Computer Memory.pptMuhammad Naeem
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its typesAbhay Matthew
 
Memory and Processor for class presentation.pptx
Memory and Processor for class presentation.pptxMemory and Processor for class presentation.pptx
Memory and Processor for class presentation.pptxwajihaabbas95
 

Similar to memory hierarchy (20)

primary memory
primary memoryprimary memory
primary memory
 
Memory and storage devices
Memory and storage devicesMemory and storage devices
Memory and storage devices
 
its about computer storage and its managements how to manage the memory, in a...
its about computer storage and its managements how to manage the memory, in a...its about computer storage and its managements how to manage the memory, in a...
its about computer storage and its managements how to manage the memory, in a...
 
cache memory and cloud computing technology
cache memory and cloud computing technologycache memory and cloud computing technology
cache memory and cloud computing technology
 
Basics Of Semiconductor Memories
Basics Of Semiconductor MemoriesBasics Of Semiconductor Memories
Basics Of Semiconductor Memories
 
Memory & its types presentation1
Memory & its types presentation1Memory & its types presentation1
Memory & its types presentation1
 
COMPUTER MEMORY
COMPUTER MEMORYCOMPUTER MEMORY
COMPUTER MEMORY
 
Ram ppt
Ram pptRam ppt
Ram ppt
 
06. System unit of computer
06. System unit of computer06. System unit of computer
06. System unit of computer
 
06. system unit computer
06. system unit   computer06. system unit   computer
06. system unit computer
 
Computer Memory
Computer MemoryComputer Memory
Computer Memory
 
06 - Memory.ppt
06 - Memory.ppt06 - Memory.ppt
06 - Memory.ppt
 
Main Memory RAM and ROM
Main Memory RAM and ROMMain Memory RAM and ROM
Main Memory RAM and ROM
 
Memory
MemoryMemory
Memory
 
Memory
MemoryMemory
Memory
 
What is Computer Memory.ppt
What is Computer Memory.pptWhat is Computer Memory.ppt
What is Computer Memory.ppt
 
coa ppt.pptx
coa ppt.pptxcoa ppt.pptx
coa ppt.pptx
 
Memory (2)
Memory (2)Memory (2)
Memory (2)
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its types
 
Memory and Processor for class presentation.pptx
Memory and Processor for class presentation.pptxMemory and Processor for class presentation.pptx
Memory and Processor for class presentation.pptx
 

Recently uploaded

Swan(sea) Song – personal research during my six years at Swansea ... and bey...
Swan(sea) Song – personal research during my six years at Swansea ... and bey...Swan(sea) Song – personal research during my six years at Swansea ... and bey...
Swan(sea) Song – personal research during my six years at Swansea ... and bey...Alan Dix
 
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationBeyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationSafe Software
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountPuma Security, LLC
 
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsSnow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsHyundai Motor Group
 
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
 
Injustice - Developers Among Us (SciFiDevCon 2024)
Injustice - Developers Among Us (SciFiDevCon 2024)Injustice - Developers Among Us (SciFiDevCon 2024)
Injustice - Developers Among Us (SciFiDevCon 2024)Allon Mureinik
 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...HostedbyConfluent
 
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...Neo4j
 
Pigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking MenDelhi Call girls
 
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxMaking_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxnull - The Open Security Community
 
Azure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAzure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAndikSusilo4
 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptxLBM Solutions
 
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationMichael W. Hawkins
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticscarlostorres15106
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraDeakin University
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsEnterprise Knowledge
 

Recently uploaded (20)

Swan(sea) Song – personal research during my six years at Swansea ... and bey...
Swan(sea) Song – personal research during my six years at Swansea ... and bey...Swan(sea) Song – personal research during my six years at Swansea ... and bey...
Swan(sea) Song – personal research during my six years at Swansea ... and bey...
 
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationBeyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
 
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsSnow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
 
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
 
Injustice - Developers Among Us (SciFiDevCon 2024)
Injustice - Developers Among Us (SciFiDevCon 2024)Injustice - Developers Among Us (SciFiDevCon 2024)
Injustice - Developers Among Us (SciFiDevCon 2024)
 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food Manufacturing
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptxE-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
 
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
 
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
Neo4j - How KGs are shaping the future of Generative AI at AWS Summit London ...
 
Pigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping Elbows
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
 
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxMaking_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
 
Azure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAzure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & Application
 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptx
 
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day Presentation
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning era
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI Solutions
 

memory hierarchy

  • 2. OBJECTIVE • Study about the various types of memory according to size, cost and speed.
  • 3. Memory Hierarchy • The memory unit is an essential component in any digital computer since it is needed for storing programs and data • Not all accumulated information is needed by the CPU at the same time • Therefore, it is more economical to use low-cost storage devices to serve as a backup for storing the information that is not currently used by CPU
  • 4. Memory Hierarchy • Computer Memory Hierarchy is a pyramid structure that is commonly used to illustrate the significant differences among memory types. • The memory unit that directly communicate with CPU is called the main memory • Devices that provide backup storage are called auxiliary memory • The memory hierarchy system consists of all storage devices employed in a computer system from the slow by high-capacity auxiliary memory to a relatively faster main memory, to an even smaller and faster cache memory
  • 6. Main memory • Most of the main memory in a general purpose computer is made up of RAM integrated circuits chips, but a portion of the memory may be constructed with ROM chips • RAM– Random Access memory – Integrated RAM are available in two possible operating modes, Static and Dynamic • ROM– Read Only memory
  • 7. RAM  A RAM chip is better suited for communication with the CPU if it has one or more control inputs that select the chip when needed  Read/write memory, that initially doesn’t contain any data  The computing system that it is used in usually stores data at various locations to retrieve it latter from these locations  Its data pins are bidirectional (data can flow into or out of the chip via these pins), as opposite to those of ROM that are output only  It loses its data once the power is removed, so it is a volatile memory  It has a directional select signal R/W’; When R/W’=1, the chip outputs data to the rest of the circuit; when R/W’ = 0 it inputs data from the rest of the circuit
  • 9. Random-Access Memory Types Static RAM (SRAM) Each cell stores bit with a six-transistor (Diode) circuit. Retains value indefinitely, as long as it is kept powered. Relatively insensitive to disturbances such as electrical noise. Faster and more expensive than DRAM. Dynamic RAM (DRAM) Each cell stores bit with a capacitor and transistor. Value must be refreshed every 10-100 ms. Sensitive to disturbances. Slower and cheaper than SRAM.
  • 11. ROM ROM is used for storing programs that are PERMENTLY resident in the computer and for tables of constants that do not change in value once the production of the computer is completed. The ROM portion of main memory is needed for storing an initial program called bootstrap loader, witch is to start the computer software operating when power is turned off
  • 13. ROM Types  Masked ROM – programmed with its data when the chip is fabricated  PROM – programmable ROM, by the user using a standard PROM programmer, by burning some special type of fuses. Once programmed will not be possible to program it again  EPROM – erasable ROM; the chip can be erased and chip reprogrammed; programming process consists in charging some internal capacitors; the UV light (method of erase) makes those capacitors to leak their charge, thus resetting the chip  EEPROM – Electrically Erasable PROM; it is possible to modify individual locations of the memory, leaving others unchanged; one common use of the EEPROM is in BIOS of personal computers.
  • 14. Auxiliary Memory The main memory construction is costly. Therefore, it has to be limited in size. The main memory is used to store only those instructions and data which are to be used immediately. However, a computer has to store a large amount of information. The bulk of information is stored in the auxiliary memory. This is also called backing storage or secondary storage. They include hard disk, floppy disks, CD-ROM, USB flash drives, etc. When the electricity supply to the computer is off, all data stored in the primary storage is destroyed. On the other hand, this is not true for secondary storage. The data stored in secondary storage can be stored for the desired time
  • 16. Cache memory If the active portions of the program and data are placed in a fast small memory, the average memory access time can be reduced, Thus reducing the total execution time of the program Such a fast small memory is referred to as cache memory The cache is the fastest component in the memory hierarchy and approaches the speed of CPU component
  • 17. • When CPU needs to access memory, the cache is examined • If the word is found in the cache, it is read from the fast memory • If the word addressed by the CPU is not found in the cache, the main memory is accessed to read the word • The basic characteristic of cache memory is its fast access time, • Therefore, very little or no time must be wasted when searching the words in the cache Cache memory cont…..
  • 18. L1 ,L2 and L3 cache • L1 cache (2KB - 64KB) • L1 cache (also known as primary cache or Level 1 cache) is the top most cache in the hierarchy of cache levels of a CPU. It is the fastest cache in the hierarchy. It has a smaller size and a smaller delay (zero wait- state) because it is usually built in to the chip. SRAM (Static Random Access Memory) is used for the implementation of L1.
  • 19. • L2 cache (256KB - 512KB) • L2 cache (also known as secondary cache or Level 2 cache) is the cache that is next to L1 in the cache hierarchy. L2 is usually accessed only if the data looking for is not found in L1. L2 is typically implemented using a DRAM (Dynamic Random Access Memory). Most times, L2 is soldered on to the motherboard very close to the chip (but not on the chip itself), but some processors like Pentium Pro deviated from this standard
  • 20. • L3 cache (1MB -8MB) • Level 3 Cache - With each cache miss, it proceeds to the next level cache. This is the largest among the all the cache, even though it is slower, its still faster than the RAM.
  • 21. Difference between L1, L2 and L3 cache • All processors rely on L1 cache, this is usually located on the die of the processor and is very fast memory (and expensive). L2 cache is slower, bigger and cheaper than L1 cache. Older processors used L2 cache on the motherboard, nowadays it tends to be built in to the processor. L3 cache is slower, bigger and cheaper than L2 cache. Again this can be on chip or on the motherboard.
  • 22. Virtual memory • Virtual memory is imaginary memory: it gives you the illusion of a memory arrangement that’s not physically there.