SlideShare a Scribd company logo
Register Transfer and Micro-operations 1
CSE 211
Overview
 Register Transfer Language
 Register Transfer
 Bus and Memory Transfers
 Logic Micro-operations
 Shift Micro-operations
 Arithmetic Logic Shift Unit
Register Transfer and Micro-operations 2
CSE 211
Connecting Registers - Bus Transfer
 In a digital system with many registers, it is impractical to have data and
control lines to directly allow each register to be loaded with the contents
of every possible other registers
 To completely connect n registers  n(n-1) lines
 O(n2) cost
 This is not a realistic approach to use in a large digital system
 Instead, take a different approach
 Have one centralized set of circuits for data transfer – the bus
 BUS STRUCTURE CONSISTS OF SET OF COMMON LINES, ONE FOR EACH BIT
OF A REGISTER THROUGH WHICH BINARY INFORMATION IS TRANSFERRED
ONE AT A TIME
 Have control circuits to select which register is the source, and which is the
destination
Register Transfer and Micro-operations 3
CSE 211
Connecting Registers - Bus Transfer
 One way of constructing common bus system is with multiplexers
 Multiplexer selects the source register whose binary information is
kept on the bus.
 Construction of bus system for 4 register (Next Fig)
 4 bit register X 4
 four 4X1 multiplexer
 Bus selection S0, S1
Register Transfer and Micro-operations 4
CSE 211
Connecting Registers - Bus Transfer
Register Transfer and Micro-operations 5
CSE 211
Connecting Registers - Bus Transfer
 For a bus system to multiplex k registers of n bits each
 No. of multiplexer = n
 Size of each multiplexer = k x 1
 Construction of bus system for 8 register with 16 bits
 16 bit register X 8
 Eight 16X1 multiplexer
 Bus selection S0, S1, S2
Register Transfer and Micro-operations 6
CSE 211
Connecting Registers - Bus Transfer
Register Transfer and Micro-operations 7
CSE 211
Connecting Registers - Bus Transfer
Register Transfer and Micro-operations 8
CSE 211
Connecting Registers - Bus Transfer
Register Transfer and Micro-operations 9
Memory - RAM
 Memory (RAM) can be thought as a sequential circuits containing
some number of registers
 Memory stores binary information in groups of bits called words
 These registers hold the words of memory
 Each of the r registers is indicated by an address
 These addresses range from 0 to r-1
 Each register (word) can hold n bits of data
 Assume the RAM contains r = 2k words. It needs the following
1. n data input lines
2. n data output lines
3. k address lines
4. A Read control line
5. A Write control line
data input lines
data output lines
n
n
k
address lines
Read
Write
RAM
unit
Register Transfer and Micro-operations 10
CSE 211
Memory Transfer
Memory is usually accessed in computer systems by putting the desired
address in a special register, the Memory Address Register (MAR, or AR)
AR
Memory
unit
Read
Write
Data inData out
M
Register Transfer and Micro-operations 11
CSE 211
Memory Read
 To read a value from a location in memory and load it into a
register, the register transfer language notation looks like this:
 This causes the following to occur
1. The contents of the MAR get sent to the memory address
lines
2. A Read (= 1) gets sent to the memory unit
3. The contents of the specified address are put on the
memory’s output data lines
4. These get sent over the bus to be loaded into register R1
R1  M[MAR]
Register Transfer and Micro-operations 12
CSE 211
Memory Write
 To write a value from a register to a location in memory looks like
this in register transfer language:
 This causes the following to occur
1. The contents of the MAR get sent to the memory address
lines
2. A Write (= 1) gets sent to the memory unit
3. The values in register R1 get sent over the bus to the data
input lines of the memory
4. The values get loaded into the specified address in the
memory
M[MAR]  R1
Register Transfer and Micro-operations 13
CSE 211
A  B 1.Transfer content of reg. B into reg. A
AR  DR(AD) 2.Transfer content of AD portion of reg. DR into reg. AR
A  constant 3.Transfer a binary constant into reg. A
ABUS  R1, R2 ← ABUS 4.Transfer content of R1 into bus A and, at the same time,
transfer content of bus A into R2
AR 5.Address register
DR 6.Data register
M[R] 7.Memory word specified by reg. R
M 8.Equivalent to M[AR]
DR  M 9.Memory read operation: transfers content of
memory word specified by AR into DR
M  DR 10.Memory write operation: transfers content of
DR into memory word specified by AR
SUMMARY OF R. TRANSFER MICROOPERATIONS
Register Transfer and Micro-operations 14
CSE 211
Computer system microoperations are of four types:
 Register transfer microoperations
 Arithmetic microoperations
 Logic microoperations
 Shift microoperations
MICROOPERATIONS
Register Transfer and Micro-operations 15
CSE 211
Arithmetic MICROOPERATIONS
Summary of Typical Arithmetic Micro-Operations
R3  R1 + R2 Contents of R1 plus R2 transferred to R3
R3  R1 - R2 Contents of R1 minus R2 transferred to R3
R2  R2’ Complement the contents of R2
R2  R2’+ 1 2's complement the contents of R2 (negate)
R3  R1 + R2’+ 1 subtraction
R1  R1 + 1 Increment
R1  R1 - 1 Decrement
• The basic arithmetic microoperations are
– Addition
– Subtraction
– Increment
– Decrement
• The additional arithmetic microoperations are
– Add with carry
– Subtract with borrow
– Transfer/Load
– etc. …

More Related Content

What's hot

Registers
RegistersRegisters
Registers
Sahil Bansal
 
Assembly 8086
Assembly 8086Assembly 8086
Assembly 8086
Mustafa Salah
 
Lec 17 heap data structure
Lec 17 heap data structureLec 17 heap data structure
Lec 17 heap data structure
Sajid Marwat
 
Arithmetic & Logic Unit
Arithmetic & Logic UnitArithmetic & Logic Unit
Arithmetic & Logic Unit
ramya marichamy
 
Infix prefix postfix
Infix prefix postfixInfix prefix postfix
Infix prefix postfix
Self-Employed
 
SHA 1 Algorithm.ppt
SHA 1 Algorithm.pptSHA 1 Algorithm.ppt
SHA 1 Algorithm.ppt
Rajapriya82
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
pradeepa velmurugan
 
linked list in data structure
linked list in data structure linked list in data structure
linked list in data structure
shameen khan
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Data structures using c
Data structures using cData structures using c
Data structures using c
Prof. Dr. K. Adisesha
 
Computer instructions
Computer instructionsComputer instructions
Computer instructions
Anuj Modi
 
Hashing in datastructure
Hashing in datastructureHashing in datastructure
Hashing in datastructure
rajshreemuthiah
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-bus
Anuj Modi
 
Code Optimization
Code OptimizationCode Optimization
Code Optimization
guest9f8315
 
pipelining
pipeliningpipelining
pipelining
sudhir saurav
 
RISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set ComputingRISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set Computing
Tushar Swami
 
COMPUTER ORGANIZATION NOTES Unit 2
COMPUTER ORGANIZATION NOTES  Unit 2COMPUTER ORGANIZATION NOTES  Unit 2
COMPUTER ORGANIZATION NOTES Unit 2
Dr.MAYA NAYAK
 
Lecture 3 instruction set
Lecture 3  instruction setLecture 3  instruction set
Lecture 3 instruction set
Pradeep Kumar TS
 
Programming with 8085
Programming with 8085Programming with 8085
Programming with 8085
Shehrevar Davierwala
 
design of accumlator
design of accumlatordesign of accumlator
design of accumlator
SangeethaSasi1
 

What's hot (20)

Registers
RegistersRegisters
Registers
 
Assembly 8086
Assembly 8086Assembly 8086
Assembly 8086
 
Lec 17 heap data structure
Lec 17 heap data structureLec 17 heap data structure
Lec 17 heap data structure
 
Arithmetic & Logic Unit
Arithmetic & Logic UnitArithmetic & Logic Unit
Arithmetic & Logic Unit
 
Infix prefix postfix
Infix prefix postfixInfix prefix postfix
Infix prefix postfix
 
SHA 1 Algorithm.ppt
SHA 1 Algorithm.pptSHA 1 Algorithm.ppt
SHA 1 Algorithm.ppt
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
linked list in data structure
linked list in data structure linked list in data structure
linked list in data structure
 
Computer registers
Computer registersComputer registers
Computer registers
 
Data structures using c
Data structures using cData structures using c
Data structures using c
 
Computer instructions
Computer instructionsComputer instructions
Computer instructions
 
Hashing in datastructure
Hashing in datastructureHashing in datastructure
Hashing in datastructure
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-bus
 
Code Optimization
Code OptimizationCode Optimization
Code Optimization
 
pipelining
pipeliningpipelining
pipelining
 
RISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set ComputingRISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set Computing
 
COMPUTER ORGANIZATION NOTES Unit 2
COMPUTER ORGANIZATION NOTES  Unit 2COMPUTER ORGANIZATION NOTES  Unit 2
COMPUTER ORGANIZATION NOTES Unit 2
 
Lecture 3 instruction set
Lecture 3  instruction setLecture 3  instruction set
Lecture 3 instruction set
 
Programming with 8085
Programming with 8085Programming with 8085
Programming with 8085
 
design of accumlator
design of accumlatordesign of accumlator
design of accumlator
 

Similar to Bus and Memory transfer

Lecture 7
Lecture 7Lecture 7
Lecture 7
RahulRathi94
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
Soumyajit Dutta
 
COA LESSON.ppt
COA LESSON.pptCOA LESSON.ppt
COA LESSON.ppt
FranzLawrenzDeTorres1
 
Register Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.pptRegister Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.ppt
AldrianSisican
 
CO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).pptCO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).ppt
AyushiBhatlaITA001
 
Regis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aeeRegis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aee
Bala Anand
 
coa
coacoa
Register reference
Register referenceRegister reference
Register reference
Nitesh Singh
 
unit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architectureunit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architecture
SwapnitaSrivastava1
 
Computer Organization & Architecture.ppt
Computer Organization & Architecture.pptComputer Organization & Architecture.ppt
Computer Organization & Architecture.ppt
GauravSharmaIAHAP
 
Top schools in noida
Top schools in noidaTop schools in noida
Top schools in noida
Edhole.com
 
REGISTER TRANSFER AND MICROOPERATIONS
REGISTER  TRANSFER  AND  MICROOPERATIONSREGISTER  TRANSFER  AND  MICROOPERATIONS
REGISTER TRANSFER AND MICROOPERATIONS
Dr. Ajay Kumar Singh
 
LEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptLEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.ppt
mailmynew202
 
CO By Rakesh Roshan
CO By Rakesh RoshanCO By Rakesh Roshan
CO By Rakesh Roshan
Rakesh Roshan
 
Register-Transfer-and Microoperations.docx
Register-Transfer-and Microoperations.docxRegister-Transfer-and Microoperations.docx
Register-Transfer-and Microoperations.docx
sangam2075sanjel
 
PPT in register and micro operations in electronic
PPT in register and micro operations in electronicPPT in register and micro operations in electronic
PPT in register and micro operations in electronic
aaravjamela
 
CS304PC:Computer Organization and Architecture Session 2 Registers .pptx
CS304PC:Computer Organization and Architecture Session 2 Registers .pptxCS304PC:Computer Organization and Architecture Session 2 Registers .pptx
CS304PC:Computer Organization and Architecture Session 2 Registers .pptx
Asst.prof M.Gokilavani
 
Commputer organization and assembly .ppt
Commputer organization and assembly .pptCommputer organization and assembly .ppt
Commputer organization and assembly .ppt
amanterefe99
 
REGISTER TRANSFER AND MICRO OPERATIONS
REGISTER TRANSFER AND MICRO OPERATIONSREGISTER TRANSFER AND MICRO OPERATIONS
REGISTER TRANSFER AND MICRO OPERATIONS
Anonymous Red
 
Register transfer and microoperations part 1
Register transfer and microoperations part 1Register transfer and microoperations part 1
Register transfer and microoperations part 1
Prasenjit Dey
 

Similar to Bus and Memory transfer (20)

Lecture 7
Lecture 7Lecture 7
Lecture 7
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
COA LESSON.ppt
COA LESSON.pptCOA LESSON.ppt
COA LESSON.ppt
 
Register Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.pptRegister Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.ppt
 
CO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).pptCO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).ppt
 
Regis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aeeRegis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aee
 
coa
coacoa
coa
 
Register reference
Register referenceRegister reference
Register reference
 
unit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architectureunit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architecture
 
Computer Organization & Architecture.ppt
Computer Organization & Architecture.pptComputer Organization & Architecture.ppt
Computer Organization & Architecture.ppt
 
Top schools in noida
Top schools in noidaTop schools in noida
Top schools in noida
 
REGISTER TRANSFER AND MICROOPERATIONS
REGISTER  TRANSFER  AND  MICROOPERATIONSREGISTER  TRANSFER  AND  MICROOPERATIONS
REGISTER TRANSFER AND MICROOPERATIONS
 
LEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptLEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.ppt
 
CO By Rakesh Roshan
CO By Rakesh RoshanCO By Rakesh Roshan
CO By Rakesh Roshan
 
Register-Transfer-and Microoperations.docx
Register-Transfer-and Microoperations.docxRegister-Transfer-and Microoperations.docx
Register-Transfer-and Microoperations.docx
 
PPT in register and micro operations in electronic
PPT in register and micro operations in electronicPPT in register and micro operations in electronic
PPT in register and micro operations in electronic
 
CS304PC:Computer Organization and Architecture Session 2 Registers .pptx
CS304PC:Computer Organization and Architecture Session 2 Registers .pptxCS304PC:Computer Organization and Architecture Session 2 Registers .pptx
CS304PC:Computer Organization and Architecture Session 2 Registers .pptx
 
Commputer organization and assembly .ppt
Commputer organization and assembly .pptCommputer organization and assembly .ppt
Commputer organization and assembly .ppt
 
REGISTER TRANSFER AND MICRO OPERATIONS
REGISTER TRANSFER AND MICRO OPERATIONSREGISTER TRANSFER AND MICRO OPERATIONS
REGISTER TRANSFER AND MICRO OPERATIONS
 
Register transfer and microoperations part 1
Register transfer and microoperations part 1Register transfer and microoperations part 1
Register transfer and microoperations part 1
 

More from mahesh kumar prajapat

Parallel processing and pipelining
Parallel processing and pipeliningParallel processing and pipelining
Parallel processing and pipelining
mahesh kumar prajapat
 
Control Memory
Control MemoryControl Memory
Control Memory
mahesh kumar prajapat
 
Basic computer organization and design
Basic computer organization and designBasic computer organization and design
Basic computer organization and design
mahesh kumar prajapat
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
mahesh kumar prajapat
 
Register transfer and microoperations
Register transfer and microoperationsRegister transfer and microoperations
Register transfer and microoperations
mahesh kumar prajapat
 
Memory Reference instruction
Memory Reference instructionMemory Reference instruction
Memory Reference instruction
mahesh kumar prajapat
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
mahesh kumar prajapat
 
Cpu unit
Cpu unitCpu unit
Multiprocessors
MultiprocessorsMultiprocessors
Multiprocessors
mahesh kumar prajapat
 
Peripheral devices
Peripheral devicesPeripheral devices
Peripheral devices
mahesh kumar prajapat
 
computer arithmatic
computer arithmaticcomputer arithmatic
computer arithmatic
mahesh kumar prajapat
 
Register Transfer Language
Register Transfer LanguageRegister Transfer Language
Register Transfer Language
mahesh kumar prajapat
 
Computer Organization and Design Chapter2
Computer Organization and Design Chapter2Computer Organization and Design Chapter2
Computer Organization and Design Chapter2
mahesh kumar prajapat
 
Arithmetic micro Operations
Arithmetic micro OperationsArithmetic micro Operations
Arithmetic micro Operations
mahesh kumar prajapat
 
Logic Micro Operation
Logic Micro OperationLogic Micro Operation
Logic Micro Operation
mahesh kumar prajapat
 
Computer Organization and Design Chapter1
 Computer Organization and Design Chapter1 Computer Organization and Design Chapter1
Computer Organization and Design Chapter1
mahesh kumar prajapat
 

More from mahesh kumar prajapat (16)

Parallel processing and pipelining
Parallel processing and pipeliningParallel processing and pipelining
Parallel processing and pipelining
 
Control Memory
Control MemoryControl Memory
Control Memory
 
Basic computer organization and design
Basic computer organization and designBasic computer organization and design
Basic computer organization and design
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
Register transfer and microoperations
Register transfer and microoperationsRegister transfer and microoperations
Register transfer and microoperations
 
Memory Reference instruction
Memory Reference instructionMemory Reference instruction
Memory Reference instruction
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
Cpu unit
Cpu unitCpu unit
Cpu unit
 
Multiprocessors
MultiprocessorsMultiprocessors
Multiprocessors
 
Peripheral devices
Peripheral devicesPeripheral devices
Peripheral devices
 
computer arithmatic
computer arithmaticcomputer arithmatic
computer arithmatic
 
Register Transfer Language
Register Transfer LanguageRegister Transfer Language
Register Transfer Language
 
Computer Organization and Design Chapter2
Computer Organization and Design Chapter2Computer Organization and Design Chapter2
Computer Organization and Design Chapter2
 
Arithmetic micro Operations
Arithmetic micro OperationsArithmetic micro Operations
Arithmetic micro Operations
 
Logic Micro Operation
Logic Micro OperationLogic Micro Operation
Logic Micro Operation
 
Computer Organization and Design Chapter1
 Computer Organization and Design Chapter1 Computer Organization and Design Chapter1
Computer Organization and Design Chapter1
 

Recently uploaded

官方认证美国密歇根州立大学毕业证学位证书原版一模一样
官方认证美国密歇根州立大学毕业证学位证书原版一模一样官方认证美国密歇根州立大学毕业证学位证书原版一模一样
官方认证美国密歇根州立大学毕业证学位证书原版一模一样
171ticu
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
MDSABBIROJJAMANPAYEL
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Sinan KOZAK
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student MemberIEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
VICTOR MAESTRE RAMIREZ
 
Question paper of renewable energy sources
Question paper of renewable energy sourcesQuestion paper of renewable energy sources
Question paper of renewable energy sources
mahammadsalmanmech
 
ISPM 15 Heat Treated Wood Stamps and why your shipping must have one
ISPM 15 Heat Treated Wood Stamps and why your shipping must have oneISPM 15 Heat Treated Wood Stamps and why your shipping must have one
ISPM 15 Heat Treated Wood Stamps and why your shipping must have one
Las Vegas Warehouse
 
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
Madan Karki
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
camseq
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
wisnuprabawa3
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
IJNSA Journal
 
Heat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation pptHeat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation ppt
mamunhossenbd75
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
kandramariana6
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
IJECEIAES
 
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball playEric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
enizeyimana36
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
IJECEIAES
 
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
Yasser Mahgoub
 
A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...
nooriasukmaningtyas
 
Computational Engineering IITH Presentation
Computational Engineering IITH PresentationComputational Engineering IITH Presentation
Computational Engineering IITH Presentation
co23btech11018
 

Recently uploaded (20)

官方认证美国密歇根州立大学毕业证学位证书原版一模一样
官方认证美国密歇根州立大学毕业证学位证书原版一模一样官方认证美国密歇根州立大学毕业证学位证书原版一模一样
官方认证美国密歇根州立大学毕业证学位证书原版一模一样
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student MemberIEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
 
Question paper of renewable energy sources
Question paper of renewable energy sourcesQuestion paper of renewable energy sources
Question paper of renewable energy sources
 
ISPM 15 Heat Treated Wood Stamps and why your shipping must have one
ISPM 15 Heat Treated Wood Stamps and why your shipping must have oneISPM 15 Heat Treated Wood Stamps and why your shipping must have one
ISPM 15 Heat Treated Wood Stamps and why your shipping must have one
 
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
 
Heat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation pptHeat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation ppt
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
 
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball playEric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
 
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
 
A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...
 
Computational Engineering IITH Presentation
Computational Engineering IITH PresentationComputational Engineering IITH Presentation
Computational Engineering IITH Presentation
 

Bus and Memory transfer

  • 1. Register Transfer and Micro-operations 1 CSE 211 Overview  Register Transfer Language  Register Transfer  Bus and Memory Transfers  Logic Micro-operations  Shift Micro-operations  Arithmetic Logic Shift Unit
  • 2. Register Transfer and Micro-operations 2 CSE 211 Connecting Registers - Bus Transfer  In a digital system with many registers, it is impractical to have data and control lines to directly allow each register to be loaded with the contents of every possible other registers  To completely connect n registers  n(n-1) lines  O(n2) cost  This is not a realistic approach to use in a large digital system  Instead, take a different approach  Have one centralized set of circuits for data transfer – the bus  BUS STRUCTURE CONSISTS OF SET OF COMMON LINES, ONE FOR EACH BIT OF A REGISTER THROUGH WHICH BINARY INFORMATION IS TRANSFERRED ONE AT A TIME  Have control circuits to select which register is the source, and which is the destination
  • 3. Register Transfer and Micro-operations 3 CSE 211 Connecting Registers - Bus Transfer  One way of constructing common bus system is with multiplexers  Multiplexer selects the source register whose binary information is kept on the bus.  Construction of bus system for 4 register (Next Fig)  4 bit register X 4  four 4X1 multiplexer  Bus selection S0, S1
  • 4. Register Transfer and Micro-operations 4 CSE 211 Connecting Registers - Bus Transfer
  • 5. Register Transfer and Micro-operations 5 CSE 211 Connecting Registers - Bus Transfer  For a bus system to multiplex k registers of n bits each  No. of multiplexer = n  Size of each multiplexer = k x 1  Construction of bus system for 8 register with 16 bits  16 bit register X 8  Eight 16X1 multiplexer  Bus selection S0, S1, S2
  • 6. Register Transfer and Micro-operations 6 CSE 211 Connecting Registers - Bus Transfer
  • 7. Register Transfer and Micro-operations 7 CSE 211 Connecting Registers - Bus Transfer
  • 8. Register Transfer and Micro-operations 8 CSE 211 Connecting Registers - Bus Transfer
  • 9. Register Transfer and Micro-operations 9 Memory - RAM  Memory (RAM) can be thought as a sequential circuits containing some number of registers  Memory stores binary information in groups of bits called words  These registers hold the words of memory  Each of the r registers is indicated by an address  These addresses range from 0 to r-1  Each register (word) can hold n bits of data  Assume the RAM contains r = 2k words. It needs the following 1. n data input lines 2. n data output lines 3. k address lines 4. A Read control line 5. A Write control line data input lines data output lines n n k address lines Read Write RAM unit
  • 10. Register Transfer and Micro-operations 10 CSE 211 Memory Transfer Memory is usually accessed in computer systems by putting the desired address in a special register, the Memory Address Register (MAR, or AR) AR Memory unit Read Write Data inData out M
  • 11. Register Transfer and Micro-operations 11 CSE 211 Memory Read  To read a value from a location in memory and load it into a register, the register transfer language notation looks like this:  This causes the following to occur 1. The contents of the MAR get sent to the memory address lines 2. A Read (= 1) gets sent to the memory unit 3. The contents of the specified address are put on the memory’s output data lines 4. These get sent over the bus to be loaded into register R1 R1  M[MAR]
  • 12. Register Transfer and Micro-operations 12 CSE 211 Memory Write  To write a value from a register to a location in memory looks like this in register transfer language:  This causes the following to occur 1. The contents of the MAR get sent to the memory address lines 2. A Write (= 1) gets sent to the memory unit 3. The values in register R1 get sent over the bus to the data input lines of the memory 4. The values get loaded into the specified address in the memory M[MAR]  R1
  • 13. Register Transfer and Micro-operations 13 CSE 211 A  B 1.Transfer content of reg. B into reg. A AR  DR(AD) 2.Transfer content of AD portion of reg. DR into reg. AR A  constant 3.Transfer a binary constant into reg. A ABUS  R1, R2 ← ABUS 4.Transfer content of R1 into bus A and, at the same time, transfer content of bus A into R2 AR 5.Address register DR 6.Data register M[R] 7.Memory word specified by reg. R M 8.Equivalent to M[AR] DR  M 9.Memory read operation: transfers content of memory word specified by AR into DR M  DR 10.Memory write operation: transfers content of DR into memory word specified by AR SUMMARY OF R. TRANSFER MICROOPERATIONS
  • 14. Register Transfer and Micro-operations 14 CSE 211 Computer system microoperations are of four types:  Register transfer microoperations  Arithmetic microoperations  Logic microoperations  Shift microoperations MICROOPERATIONS
  • 15. Register Transfer and Micro-operations 15 CSE 211 Arithmetic MICROOPERATIONS Summary of Typical Arithmetic Micro-Operations R3  R1 + R2 Contents of R1 plus R2 transferred to R3 R3  R1 - R2 Contents of R1 minus R2 transferred to R3 R2  R2’ Complement the contents of R2 R2  R2’+ 1 2's complement the contents of R2 (negate) R3  R1 + R2’+ 1 subtraction R1  R1 + 1 Increment R1  R1 - 1 Decrement • The basic arithmetic microoperations are – Addition – Subtraction – Increment – Decrement • The additional arithmetic microoperations are – Add with carry – Subtract with borrow – Transfer/Load – etc. …