SlideShare a Scribd company logo
BASIC COMPUTER ORGANISATION AND DESIGN
Presented by,
R.RAMADEVI,
I-M.SC(CS&IT)
Nadar Saraswathi College Of Arts And Science, Theni.
BASIC COMPUTER ORGANIZATION AND
DESIGN
 MEMORY REFERENCEIN INSTRUCTION
 INPUT OUTPUT AND INTERRUPT COMPLETE COMPUTER DESCRIPTION
 DESIGN OF A BASIC COMPUTER
 DESIGN OF ACCUMULATOR LOGIC
MEMORY REFERENCE INSTRUCTIONS
 D7:Register or I/O=1
 D6-D0=7
 Instruction:
 AND TO AC
 ADD TO AC
 LDA : Memory read
STU : Memory write
BUN : branch unconditionally
BSA : branch and save return address
Return address : save return address(13521)
SUBROUTINE CALL
0 BSA L35
PC=20
PC=21 NEXT INSTRUCTION
135 21 (return address)
pc=136 subroutine
1 Bun 135
 ISZ : increment and skip if zero control flow chart
 flow chart for the 7mmemory reference instruction
 the longest instruction : ISZ(76)
 3 bit sequence counter
INPUT-OUTPUT ANT INTERRUPT
Input-output configuration:
Input register (INPR) output register(OUTR)
 There two register communicate with a communication interface serially and with the AC in
parallel
 Each quantity of information has eight bits of an alphanumeric code
 Input flag(FGI),output flag(FGO)
 FGI : set when INPR is ready clear when INPR is empty
 FGO: set when operation is completed clear when output device is in the process of
printing
INPUT-OUTPUT INSTRUCTION
P=D7IT3,IR(I)=Bi IR(6-11),B6-B11=6 I/O Instruction
PROGRAM INTERRUPT
 INPUT-OUTPUT TRANSFER MODE
 Programmed I/O
 Interrupt-initiated I/O
 DMA
 IOP
INTERRUPT CYCLE:
During the executed phare , IEN is checked by the control
IEN=0 the programmer does not want to use the interrupt so control continues
with the next instruction cycle
IEN=1 the control circuit checks the flags bit if (FGI/FGO) FLAG SET TO I,R F/F
Set to 1
 At the end of the executed phare control check the value of r
 R=0 instruction cycle *R=1 instruction interrupt cycle
 Demonstration of the interrupt cycle
 The memory location at address 0 as the place for storing the return address
 Interrupt branch to memory location
 Interrupt cycle
Complete computer description:
The final flow chat of the instruction cycle
The control function and microperation
DESIGN OF BASIC COMPUTER
The basic computer consists of the following hardware components
1.A memory unit with 40% word of 16bits
2.Nine register : AR,PC,DR,AC,IR,TR,OUTR,INTR,SC
3. sever F/FS:I,S,E,R,IEN,FGL AND FGO
4.Two decoder in control unit : 3*8 operation decode 4*16 timing decode
5.A 16 bit common bus
6.Control logic gates
7.Address and logic circuit connected to the AC input
control logic gates
 Signal to control the I/O of the nine register
 Signal to control the create write I/O of memory
 Signal to set ,clear or complement the FIFS
 Signal for s2 s1 s0 to select a register for the bus
 Signal to control the AC adder and logic circuit
 Register control :AR
 Control Input of AR :LD,INR,CLK
 Control FUNCTION
MEMORY CONTROL :READ
 Control input of memory : READ,WRITE
 Find all the statement that specify a read operation
 control function
F/F CONTROL: IEN
 CONTROL FUNCTION
BUS CONTROL
 Encode for bus selection
s0=x1+x3+x5+x7
s1=x2+x3+x6+x7
s2=x4+x5+x6+x7
 control function
 same as memory read
 control function
 memory write
ADDER AND LOGIC CIRCUIT
THANKYOU!!!

More Related Content

What's hot

Ca basic computer organization
Ca basic computer organizationCa basic computer organization
Ca basic computer organization
Prof. Dr. K. Adisesha
 
Central processor organization
Central processor organizationCentral processor organization
Central processor organization
Prof. Dr. K. Adisesha
 
Timing diagram 8085 microprocessor
Timing diagram 8085 microprocessorTiming diagram 8085 microprocessor
Timing diagram 8085 microprocessor
Velalar College of Engineering and Technology
 
8085 alp programs
8085 alp programs8085 alp programs
8085 alp programs
Prof. Dr. K. Adisesha
 
Computer Organization and 8085 microprocessor notes
Computer Organization and 8085 microprocessor notesComputer Organization and 8085 microprocessor notes
Computer Organization and 8085 microprocessor notes
Lakshmi Sarvani Videla
 
computer architecture 4
computer architecture 4 computer architecture 4
computer architecture 4
Dr.Umadevi V
 
Computer Organization
Computer OrganizationComputer Organization
Computer Organization
Haripritha
 
Computer architecture 3
Computer architecture 3Computer architecture 3
Computer architecture 3
Dr.Umadevi V
 
Introduction to 8085 microprocessor
Introduction to 8085 microprocessorIntroduction to 8085 microprocessor
Introduction to 8085 microprocessor
venkateshkannat
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
deval patel
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
Nitin Ahire
 
8085 microprocessor
8085 microprocessor8085 microprocessor
8085 microprocessor
Apar Pramod
 
8085 intro
8085 intro8085 intro
8085 intro
deval patel
 
8085 microprocessor notes
8085 microprocessor notes8085 microprocessor notes
8085 microprocessor notes
Prof. Dr. K. Adisesha
 
Introduction to 8085 Microprocessors
Introduction to 8085 MicroprocessorsIntroduction to 8085 Microprocessors
Introduction to 8085 Microprocessors
Veerakumar S
 

What's hot (20)

Lecture 16
Lecture 16Lecture 16
Lecture 16
 
Ca basic computer organization
Ca basic computer organizationCa basic computer organization
Ca basic computer organization
 
Lecture 12
Lecture 12Lecture 12
Lecture 12
 
Lecture 13
Lecture 13Lecture 13
Lecture 13
 
Lecture 17
Lecture 17Lecture 17
Lecture 17
 
Central processor organization
Central processor organizationCentral processor organization
Central processor organization
 
Timing diagram 8085 microprocessor
Timing diagram 8085 microprocessorTiming diagram 8085 microprocessor
Timing diagram 8085 microprocessor
 
8085 alp programs
8085 alp programs8085 alp programs
8085 alp programs
 
Computer Organization and 8085 microprocessor notes
Computer Organization and 8085 microprocessor notesComputer Organization and 8085 microprocessor notes
Computer Organization and 8085 microprocessor notes
 
computer architecture 4
computer architecture 4 computer architecture 4
computer architecture 4
 
Computer Organization
Computer OrganizationComputer Organization
Computer Organization
 
Computer architecture 3
Computer architecture 3Computer architecture 3
Computer architecture 3
 
Introduction to 8085 microprocessor
Introduction to 8085 microprocessorIntroduction to 8085 microprocessor
Introduction to 8085 microprocessor
 
Introduction to 8085svv
Introduction to 8085svvIntroduction to 8085svv
Introduction to 8085svv
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
8085 microprocessor
8085 microprocessor8085 microprocessor
8085 microprocessor
 
8085 intro
8085 intro8085 intro
8085 intro
 
8085 microprocessor notes
8085 microprocessor notes8085 microprocessor notes
8085 microprocessor notes
 
Introduction to 8085 Microprocessors
Introduction to 8085 MicroprocessorsIntroduction to 8085 Microprocessors
Introduction to 8085 Microprocessors
 

Similar to Basic Computer Organisation And Design

CAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdfCAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdf
salabhmehrotra
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
CS_GDRCST
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
mahesh kumar prajapat
 
Basic computer organization design
Basic computer organization designBasic computer organization design
Basic computer organization design
ndasharath
 
unit2 (1).ppt
unit2 (1).pptunit2 (1).ppt
unit2 (1).ppt
rajkb821112
 
Microprocessor and microcontroller
Microprocessor and microcontrollerMicroprocessor and microcontroller
Microprocessor and microcontrollerRavinder Singla
 
input
inputinput
Chp 2 and 3.pptx
Chp 2 and 3.pptxChp 2 and 3.pptx
Chp 2 and 3.pptx
SangeetaTripathi8
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
mahesh kumar prajapat
 
Chp4 introduction to the pic microcontroller copy
Chp4 introduction to the pic microcontroller   copyChp4 introduction to the pic microcontroller   copy
Chp4 introduction to the pic microcontroller copymkazree
 
Lecture1 The 8085 Microprocessor
Lecture1 The 8085 MicroprocessorLecture1 The 8085 Microprocessor
Lecture1 The 8085 Microprocessor
Zeeshan Ahmed
 
Microprocessors and microcontrollers
Microprocessors and microcontrollersMicroprocessors and microcontrollers
Microprocessors and microcontrollers
gomathy S
 
8085_LAB_PROGRAMS.pdf
8085_LAB_PROGRAMS.pdf8085_LAB_PROGRAMS.pdf
8085_LAB_PROGRAMS.pdf
Koteswari Kasireddy
 
13402lecture3 111204134846-phpapp02
13402lecture3 111204134846-phpapp0213402lecture3 111204134846-phpapp02
13402lecture3 111204134846-phpapp02raj kumar
 
Introduction to 8085 Microprocessor
Introduction to 8085 MicroprocessorIntroduction to 8085 Microprocessor
Introduction to 8085 Microprocessor
Ravi Anand
 
cse211 power point presentation for engineering
cse211 power point presentation for engineeringcse211 power point presentation for engineering
cse211 power point presentation for engineering
VishnuVinay6
 
Unit_2 (4).pptx
Unit_2 (4).pptxUnit_2 (4).pptx
Unit_2 (4).pptx
AyushiBhatla
 
Pin Description and Register Organization of 8086 Microprocessor
Pin Description and Register Organization of 8086 MicroprocessorPin Description and Register Organization of 8086 Microprocessor
Pin Description and Register Organization of 8086 Microprocessor
Muthusamy Arumugam
 

Similar to Basic Computer Organisation And Design (20)

CAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdfCAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdf
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
Basic computer organization design
Basic computer organization designBasic computer organization design
Basic computer organization design
 
unit2 (1).ppt
unit2 (1).pptunit2 (1).ppt
unit2 (1).ppt
 
Microprocessor and microcontroller
Microprocessor and microcontrollerMicroprocessor and microcontroller
Microprocessor and microcontroller
 
input
inputinput
input
 
Chp 2 and 3.pptx
Chp 2 and 3.pptxChp 2 and 3.pptx
Chp 2 and 3.pptx
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
Chp4 introduction to the pic microcontroller copy
Chp4 introduction to the pic microcontroller   copyChp4 introduction to the pic microcontroller   copy
Chp4 introduction to the pic microcontroller copy
 
Lecture1 The 8085 Microprocessor
Lecture1 The 8085 MicroprocessorLecture1 The 8085 Microprocessor
Lecture1 The 8085 Microprocessor
 
Microprocessors and microcontrollers
Microprocessors and microcontrollersMicroprocessors and microcontrollers
Microprocessors and microcontrollers
 
8085_LAB_PROGRAMS.pdf
8085_LAB_PROGRAMS.pdf8085_LAB_PROGRAMS.pdf
8085_LAB_PROGRAMS.pdf
 
13402lecture3 111204134846-phpapp02
13402lecture3 111204134846-phpapp0213402lecture3 111204134846-phpapp02
13402lecture3 111204134846-phpapp02
 
Introduction to 8085 Microprocessor
Introduction to 8085 MicroprocessorIntroduction to 8085 Microprocessor
Introduction to 8085 Microprocessor
 
cse211 power point presentation for engineering
cse211 power point presentation for engineeringcse211 power point presentation for engineering
cse211 power point presentation for engineering
 
Unit_2 (4).pptx
Unit_2 (4).pptxUnit_2 (4).pptx
Unit_2 (4).pptx
 
Pin Description and Register Organization of 8086 Microprocessor
Pin Description and Register Organization of 8086 MicroprocessorPin Description and Register Organization of 8086 Microprocessor
Pin Description and Register Organization of 8086 Microprocessor
 
A0220105
A0220105A0220105
A0220105
 
8051 archi
8051 archi8051 archi
8051 archi
 

More from lavanya marichamy

Digital video
Digital videoDigital video
Digital video
lavanya marichamy
 
Network design consideration
Network design considerationNetwork design consideration
Network design consideration
lavanya marichamy
 
Java servlets and CGI
Java servlets and CGIJava servlets and CGI
Java servlets and CGI
lavanya marichamy
 
Data structure - traveling sales person and mesh algorithm
Data structure - traveling sales person and mesh algorithmData structure - traveling sales person and mesh algorithm
Data structure - traveling sales person and mesh algorithm
lavanya marichamy
 
Fundamentals and image compression models
Fundamentals and image compression modelsFundamentals and image compression models
Fundamentals and image compression models
lavanya marichamy
 
Software requirements specification
Software requirements specificationSoftware requirements specification
Software requirements specification
lavanya marichamy
 
Data mining primitives
Data mining primitivesData mining primitives
Data mining primitives
lavanya marichamy
 
Memory Management
Memory ManagementMemory Management
Memory Management
lavanya marichamy
 
Query evaluation and optimization
Query evaluation and optimizationQuery evaluation and optimization
Query evaluation and optimization
lavanya marichamy
 
Register Transfer Language,Bus and Memory Transfer
Register Transfer Language,Bus and Memory TransferRegister Transfer Language,Bus and Memory Transfer
Register Transfer Language,Bus and Memory Transfer
lavanya marichamy
 
Arithmetic micro operations
Arithmetic micro operationsArithmetic micro operations
Arithmetic micro operations
lavanya marichamy
 
Recovery with concurrent transaction
Recovery with concurrent transactionRecovery with concurrent transaction
Recovery with concurrent transaction
lavanya marichamy
 
Pointer in c
Pointer in cPointer in c
Pointer in c
lavanya marichamy
 
Dynamic memory allocation in c
Dynamic memory allocation in cDynamic memory allocation in c
Dynamic memory allocation in c
lavanya marichamy
 
microcomputer architecture-Instruction formats
microcomputer architecture-Instruction formatsmicrocomputer architecture-Instruction formats
microcomputer architecture-Instruction formats
lavanya marichamy
 
IEEE STANDARED 802.5 LAN
IEEE STANDARED 802.5 LANIEEE STANDARED 802.5 LAN
IEEE STANDARED 802.5 LAN
lavanya marichamy
 
Broadband isdn and atm
Broadband  isdn and atmBroadband  isdn and atm
Broadband isdn and atm
lavanya marichamy
 

More from lavanya marichamy (17)

Digital video
Digital videoDigital video
Digital video
 
Network design consideration
Network design considerationNetwork design consideration
Network design consideration
 
Java servlets and CGI
Java servlets and CGIJava servlets and CGI
Java servlets and CGI
 
Data structure - traveling sales person and mesh algorithm
Data structure - traveling sales person and mesh algorithmData structure - traveling sales person and mesh algorithm
Data structure - traveling sales person and mesh algorithm
 
Fundamentals and image compression models
Fundamentals and image compression modelsFundamentals and image compression models
Fundamentals and image compression models
 
Software requirements specification
Software requirements specificationSoftware requirements specification
Software requirements specification
 
Data mining primitives
Data mining primitivesData mining primitives
Data mining primitives
 
Memory Management
Memory ManagementMemory Management
Memory Management
 
Query evaluation and optimization
Query evaluation and optimizationQuery evaluation and optimization
Query evaluation and optimization
 
Register Transfer Language,Bus and Memory Transfer
Register Transfer Language,Bus and Memory TransferRegister Transfer Language,Bus and Memory Transfer
Register Transfer Language,Bus and Memory Transfer
 
Arithmetic micro operations
Arithmetic micro operationsArithmetic micro operations
Arithmetic micro operations
 
Recovery with concurrent transaction
Recovery with concurrent transactionRecovery with concurrent transaction
Recovery with concurrent transaction
 
Pointer in c
Pointer in cPointer in c
Pointer in c
 
Dynamic memory allocation in c
Dynamic memory allocation in cDynamic memory allocation in c
Dynamic memory allocation in c
 
microcomputer architecture-Instruction formats
microcomputer architecture-Instruction formatsmicrocomputer architecture-Instruction formats
microcomputer architecture-Instruction formats
 
IEEE STANDARED 802.5 LAN
IEEE STANDARED 802.5 LANIEEE STANDARED 802.5 LAN
IEEE STANDARED 802.5 LAN
 
Broadband isdn and atm
Broadband  isdn and atmBroadband  isdn and atm
Broadband isdn and atm
 

Recently uploaded

The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
BhavyaRajput3
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
Anna Sz.
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
GeoBlogs
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
Jean Carlos Nunes Paixão
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
Vikramjit Singh
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
Jisc
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
Vivekanand Anglo Vedic Academy
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
Jisc
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
siemaillard
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
Home assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdfHome assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdf
Tamralipta Mahavidyalaya
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
TechSoup
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
Jheel Barad
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
camakaiclarkmusic
 

Recently uploaded (20)

The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
Home assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdfHome assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdf
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
 

Basic Computer Organisation And Design

  • 1. BASIC COMPUTER ORGANISATION AND DESIGN Presented by, R.RAMADEVI, I-M.SC(CS&IT) Nadar Saraswathi College Of Arts And Science, Theni.
  • 2. BASIC COMPUTER ORGANIZATION AND DESIGN  MEMORY REFERENCEIN INSTRUCTION  INPUT OUTPUT AND INTERRUPT COMPLETE COMPUTER DESCRIPTION  DESIGN OF A BASIC COMPUTER  DESIGN OF ACCUMULATOR LOGIC
  • 3. MEMORY REFERENCE INSTRUCTIONS  D7:Register or I/O=1  D6-D0=7  Instruction:  AND TO AC  ADD TO AC  LDA : Memory read STU : Memory write BUN : branch unconditionally BSA : branch and save return address Return address : save return address(13521)
  • 4. SUBROUTINE CALL 0 BSA L35 PC=20 PC=21 NEXT INSTRUCTION 135 21 (return address) pc=136 subroutine 1 Bun 135
  • 5.  ISZ : increment and skip if zero control flow chart  flow chart for the 7mmemory reference instruction  the longest instruction : ISZ(76)  3 bit sequence counter INPUT-OUTPUT ANT INTERRUPT Input-output configuration: Input register (INPR) output register(OUTR)  There two register communicate with a communication interface serially and with the AC in parallel  Each quantity of information has eight bits of an alphanumeric code  Input flag(FGI),output flag(FGO)  FGI : set when INPR is ready clear when INPR is empty  FGO: set when operation is completed clear when output device is in the process of printing INPUT-OUTPUT INSTRUCTION P=D7IT3,IR(I)=Bi IR(6-11),B6-B11=6 I/O Instruction
  • 6. PROGRAM INTERRUPT  INPUT-OUTPUT TRANSFER MODE  Programmed I/O  Interrupt-initiated I/O  DMA  IOP INTERRUPT CYCLE: During the executed phare , IEN is checked by the control IEN=0 the programmer does not want to use the interrupt so control continues with the next instruction cycle IEN=1 the control circuit checks the flags bit if (FGI/FGO) FLAG SET TO I,R F/F Set to 1
  • 7.  At the end of the executed phare control check the value of r  R=0 instruction cycle *R=1 instruction interrupt cycle  Demonstration of the interrupt cycle  The memory location at address 0 as the place for storing the return address  Interrupt branch to memory location  Interrupt cycle Complete computer description: The final flow chat of the instruction cycle The control function and microperation DESIGN OF BASIC COMPUTER The basic computer consists of the following hardware components 1.A memory unit with 40% word of 16bits 2.Nine register : AR,PC,DR,AC,IR,TR,OUTR,INTR,SC 3. sever F/FS:I,S,E,R,IEN,FGL AND FGO
  • 8. 4.Two decoder in control unit : 3*8 operation decode 4*16 timing decode 5.A 16 bit common bus 6.Control logic gates 7.Address and logic circuit connected to the AC input control logic gates  Signal to control the I/O of the nine register  Signal to control the create write I/O of memory  Signal to set ,clear or complement the FIFS  Signal for s2 s1 s0 to select a register for the bus  Signal to control the AC adder and logic circuit  Register control :AR
  • 9.  Control Input of AR :LD,INR,CLK  Control FUNCTION MEMORY CONTROL :READ  Control input of memory : READ,WRITE  Find all the statement that specify a read operation  control function F/F CONTROL: IEN  CONTROL FUNCTION BUS CONTROL  Encode for bus selection s0=x1+x3+x5+x7 s1=x2+x3+x6+x7 s2=x4+x5+x6+x7
  • 10.  control function  same as memory read  control function  memory write
  • 11. ADDER AND LOGIC CIRCUIT