SlideShare a Scribd company logo
K.HARIPRITHA
M.Sc[InfoTech]
Nadar Saraswathi college of arts and
science.Theni
Design of basic computer
Instruction code
Computer Register
Control Logic Gates
Instruction set completeness
Memory Reference instruction
Interrupt Initiated Input Output
Program controll Input Output
Hardware components of basic computer:
*A memory unit with 4096 words of 16 bits
each.
*Nine registers: AR,PC,DR,AC,IR,TR,
OUTR,INPR and SC.
*Seven flipflop: I,S,E,R,IEN,FGIandFGO.
*Two Decoder :3*8 operation decoder 4*16 timing
decoder.
*16 bit common bus.
*Control logic gates.
*Adder and logic circuits connected to the input of
AC.
•Program: A set of instructions that specify the operations,
operands, and the sequence by which processing has to occur.
•Instruction Code: A group of bits that tell the computer to
perform a specific operation ->macro-operation - usually
divided into operation code, operand address, addressing mode,
etc. - basic addressing modes Immediate, Direct, Indirect
• Simplest stored program organization.
opcode Address
15 12
11
0
Instructions (program)
Operands (data)
Memory 4096x16
Processor register
(Accumulator, AC)Binary Operand
15
0
 A processor register (CPU register) is one of a small set
of data holding places that are part of the computer
processor.
 A register may hold an instruction, a storage address,
or any kind of data (such as a bit sequence or individual
characters).
 Some instructions specify registers as part of the
instruction.
PC
AR
11
0
11 0
TR
IR
15
0
11 0
INPROUTR
7 0 7
0
Memory
4096 x 16
PC
DR
15
0
15
0
Register in basic
computer
DR 16 Data Register Holds
memory operand AR 12 Address Register
Holds address for memory AC 16 Accumulator
Processor register IR 16 Instruction
Register Holds instruction code PC
12 Program Counter Holds address of
instruction TR 16 Temporary Register
Holds temporary data INPR 8 Input Register
Holds input character OUTR 8 Output Register
Holds output character
•Some instructions specify registers as part
of the instruction.
Power on reset
circuit
Clock
Input device
R
CLK
INPR
16-bit
Processor
Common
bus
RD
WR
OUTR
DB
AB
RD
WR
4K*16
memory
Output device
 The input circuit from the two decoder the I
flip flop and bits 0 through 11 of IR .
 The other input to the control logic are:
AC bits 0 through 15 to check if AC=0
and to detect the sign bit in AC(15)
DR bits 0 through 15 to check if DR=0.
Control logic circuit:
 Signals to control inputs of the nine register.
 Signals to control read and write inputs
memory.
 Signals to set clear or complement flipflop.
 Signals for s2,s1 and s0 to be selected
register for a bus.
 Signals to control the AC adder and logic
circuit.
AND
ADD
LDA
STA
BUN
BSA
ISZ
0xxx 8xxx
2xxx Axxx
1xxx 9xxx
3xxx Bxxx
4xxx Cxxx
5xxx Dxxx
6xxx Exxx
Add memory word to
A Load AC from
memory
A Store content of AC
into memory
AND memory word to
AC
Branch
unconditionally
Branch and save
return address
Increment and skip if
zer
CLA
CLE
CMA
CME
CIR
CIL
INC
SPA
7800
7400
7200
7100
7080
7040
7020
7010
Clear AC
Clear E
Complement AC
Complement E
Circulate right AC and
E
Circulate left AC and E
Increment AC
Skip next instr. if AC
 A computer should have a set of instructions so that the user can construct
machine language programs to evaluate any function that is known to be
computable.
Instruction cycle:
Functional Instructions :
- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA
Transfer Instructions
- Data transfers between the main memory and the processor registers
- - LDA, STA
Control Instructions
- Program sequencing and control
- BUN, BSA, ISZ Input/Output
Instructions
- Input and output - INP, OUT
 An instruction that has one or more of its operand
addresses referring to a location in memory, as opposed
to one of the CPU registers or some other way of
specifying an operand. Such as
LDA,STA,BUN,ISZ,ADD,AND,BSA.
LDA: Load to AC
D2T4 : DR ¬ M[AR]
D2T5 : AC ¬ DR, SC ¬ 0
STA: Store AC
D3T4 : M[AR] ¬ AC, SC ¬ 0
BUN: Branch Unconditionally
D4T4 : PC ¬ AR, SC ¬ 0
BSA: Branch and Save Return Address
M[AR] ¬ PC, PC ¬ AR + 1
BSA:
D5T4: M[AR] ¬ PC, AR ¬ AR + 1
D5T5: PC ¬ AR, SC ¬ 0
ISZ: Increment and Skip-if-Zero
D6T4: DR ¬ M[AR] D6T5: DR ¬ DR + 1
D6T6: M[AR] ¬ DR, if (DR = 0) then (PC ¬ PC + 1), SC ¬ 0
 Open communication only when some data has to be passed
--> interrupt.
 - The I/O interface, instead of the CPU, monitors the I/O
device.
 - When the interface finds that the I/O device is ready for
data transfer, it generates an interrupt request to the CPU
 - Upon detecting an interrupt, the CPU stops momentarily
the task it is doing, branches to the service routine to
process the data transfer, and then returns to the task it was
performing.
* IEN (Interrupt-enable flip-flop)
 - can be set and cleared by instructions - when cleared, the
computer cannot be interrupted
 Program-controlled I/O
- Continuous CPU involvement
I/O takes valuable CPU time
- CPU slowed down to I/O speed
- Simple
- Least hardware
I/O and Interrupt
Input
LOOP, SKI DEV
BUN LOOP
INP DEV
Output LOOP,
LD DATA LOP,
SKO DEV BUN
LOP OUT DEV
Hardware Components of BC
A memory unit: 4096 x 16.
Registers:
AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC FlipFlops(Status):
I, S, E, R, IEN, FGI, and FGO
Decoders: a 3x8 Opcode decoder
a 4x16 timing decoder
Common bus: 16 bits
Control logic gates
Adder and Logic circuit: Connected to AC
Control Logic Gates –
-Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S2, S1, S0 Controls to select a register for the bus
- AC, and Adder and Logic circuit
THANK YOU

More Related Content

What's hot

Architecture of 8085
Architecture of 8085Architecture of 8085
Architecture of 8085
Sumit Swain
 
Class11
Class11Class11
DIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LABDIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LAB
Prof. Dr. K. Adisesha
 
8085 microprocessor(1)
8085 microprocessor(1)8085 microprocessor(1)
8085 microprocessor(1)Reevu Pal
 
microprocessor 8085
microprocessor 8085microprocessor 8085
microprocessor 8085
Shivanshu Purwar
 
8085 paper-presentation
8085 paper-presentation8085 paper-presentation
8085 paper-presentation
JiMs ChAcko
 
Abc2
Abc2Abc2
Class6
Class6Class6
Basics of peripheral devices and Working
Basics of peripheral devices and WorkingBasics of peripheral devices and Working
Basics of peripheral devices and Working
Dr.YNM
 
8085 microprocessor Embedded system
8085 microprocessor  Embedded system8085 microprocessor  Embedded system
8085 microprocessor Embedded system
Sofcon India Pvt Ltd.
 
MICROPROCESSOR INPUT OUTPUT OPERATIONS
MICROPROCESSOR INPUT OUTPUT OPERATIONSMICROPROCESSOR INPUT OUTPUT OPERATIONS
MICROPROCESSOR INPUT OUTPUT OPERATIONS
George Thomas
 
An application of 8085 register interfacing with LED
An application  of 8085 register interfacing with LEDAn application  of 8085 register interfacing with LED
An application of 8085 register interfacing with LED
Taha Malampatti
 
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
Saumitra Rukmangad
 
Timing Diagram of MVI Instruction of 8085 Microprocessor
Timing Diagram of MVI Instruction of 8085 MicroprocessorTiming Diagram of MVI Instruction of 8085 Microprocessor
Timing Diagram of MVI Instruction of 8085 Microprocessor
Dhrumil Panchal
 
8255_utkarsh_kulshrestha
8255_utkarsh_kulshrestha8255_utkarsh_kulshrestha
8255_utkarsh_kulshrestha
Utkarsh Kulshrestha
 
I/o and memory interfacing
I/o and memory interfacingI/o and memory interfacing
I/o and memory interfacing
Ruchi Srivastava
 
8085 Interfacing with I/O Devices or Memory
8085 Interfacing with I/O Devices or Memory8085 Interfacing with I/O Devices or Memory
8085 Interfacing with I/O Devices or Memory
Saumay Paul
 

What's hot (19)

Architecture of 8085
Architecture of 8085Architecture of 8085
Architecture of 8085
 
Class11
Class11Class11
Class11
 
DIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LABDIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LAB
 
8085 microprocessor(1)
8085 microprocessor(1)8085 microprocessor(1)
8085 microprocessor(1)
 
microprocessor 8085
microprocessor 8085microprocessor 8085
microprocessor 8085
 
8085 paper-presentation
8085 paper-presentation8085 paper-presentation
8085 paper-presentation
 
Abc2
Abc2Abc2
Abc2
 
Microprocessor systems 8085(2)
Microprocessor systems 8085(2)Microprocessor systems 8085(2)
Microprocessor systems 8085(2)
 
Class6
Class6Class6
Class6
 
Basics of peripheral devices and Working
Basics of peripheral devices and WorkingBasics of peripheral devices and Working
Basics of peripheral devices and Working
 
8085 microprocessor Embedded system
8085 microprocessor  Embedded system8085 microprocessor  Embedded system
8085 microprocessor Embedded system
 
Viva
VivaViva
Viva
 
MICROPROCESSOR INPUT OUTPUT OPERATIONS
MICROPROCESSOR INPUT OUTPUT OPERATIONSMICROPROCESSOR INPUT OUTPUT OPERATIONS
MICROPROCESSOR INPUT OUTPUT OPERATIONS
 
An application of 8085 register interfacing with LED
An application  of 8085 register interfacing with LEDAn application  of 8085 register interfacing with LED
An application of 8085 register interfacing with LED
 
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
 
Timing Diagram of MVI Instruction of 8085 Microprocessor
Timing Diagram of MVI Instruction of 8085 MicroprocessorTiming Diagram of MVI Instruction of 8085 Microprocessor
Timing Diagram of MVI Instruction of 8085 Microprocessor
 
8255_utkarsh_kulshrestha
8255_utkarsh_kulshrestha8255_utkarsh_kulshrestha
8255_utkarsh_kulshrestha
 
I/o and memory interfacing
I/o and memory interfacingI/o and memory interfacing
I/o and memory interfacing
 
8085 Interfacing with I/O Devices or Memory
8085 Interfacing with I/O Devices or Memory8085 Interfacing with I/O Devices or Memory
8085 Interfacing with I/O Devices or Memory
 

Similar to Computer Organization

Basic computer organization design
Basic computer organization designBasic computer organization design
Basic computer organization design
ndasharath
 
CAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdfCAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdf
salabhmehrotra
 
Chp 2 and 3.pptx
Chp 2 and 3.pptxChp 2 and 3.pptx
Chp 2 and 3.pptx
SangeetaTripathi8
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC  COMPUTER  ORGANIZATION  AND  DESIGNBASIC  COMPUTER  ORGANIZATION  AND  DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN
Dr. Ajay Kumar Singh
 
COA CHAPTER 5
COA CHAPTER 5COA CHAPTER 5
COA CHAPTER 5
Mori77
 
Basic computer organisation design
Basic computer organisation designBasic computer organisation design
Basic computer organisation design
Sanjeev Patel
 
Ch5 official.ppt
Ch5 official.pptCh5 official.ppt
Ch5 official.ppt
AshokRachapalli1
 
Unit. 3 coa.ppt
Unit. 3 coa.pptUnit. 3 coa.ppt
Unit. 3 coa.ppt
AESHAMEHTA13
 
BasicComputerOrganization and Architecture by Moriss Meno
BasicComputerOrganization and Architecture by Moriss MenoBasicComputerOrganization and Architecture by Moriss Meno
BasicComputerOrganization and Architecture by Moriss Meno
RNShukla7
 
Memory Reference instruction
Memory Reference instructionMemory Reference instruction
Memory Reference instruction
mahesh kumar prajapat
 
Computer instruction
Computer instructionComputer instruction
Computer instruction
Sanjeev Patel
 
Unit_2 (4).pptx
Unit_2 (4).pptxUnit_2 (4).pptx
Unit_2 (4).pptx
AyushiBhatla
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
CS_GDRCST
 
Microcontroller
MicrocontrollerMicrocontroller
MicrocontrollerSpitiq
 
Ch5_MorrisMano.pptx
Ch5_MorrisMano.pptxCh5_MorrisMano.pptx
Ch5_MorrisMano.pptx
SangeetaTripathi8
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
mahesh kumar prajapat
 
8085 (1)
8085 (1)8085 (1)
8085 (1)
Mani Kandan K
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5Umang Gupta
 
digital clock atmega16
digital clock atmega16digital clock atmega16
digital clock atmega16
Arcanjo Salazaku
 
unit2 (1).ppt
unit2 (1).pptunit2 (1).ppt
unit2 (1).ppt
rajkb821112
 

Similar to Computer Organization (20)

Basic computer organization design
Basic computer organization designBasic computer organization design
Basic computer organization design
 
CAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdfCAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdf
 
Chp 2 and 3.pptx
Chp 2 and 3.pptxChp 2 and 3.pptx
Chp 2 and 3.pptx
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC  COMPUTER  ORGANIZATION  AND  DESIGNBASIC  COMPUTER  ORGANIZATION  AND  DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN
 
COA CHAPTER 5
COA CHAPTER 5COA CHAPTER 5
COA CHAPTER 5
 
Basic computer organisation design
Basic computer organisation designBasic computer organisation design
Basic computer organisation design
 
Ch5 official.ppt
Ch5 official.pptCh5 official.ppt
Ch5 official.ppt
 
Unit. 3 coa.ppt
Unit. 3 coa.pptUnit. 3 coa.ppt
Unit. 3 coa.ppt
 
BasicComputerOrganization and Architecture by Moriss Meno
BasicComputerOrganization and Architecture by Moriss MenoBasicComputerOrganization and Architecture by Moriss Meno
BasicComputerOrganization and Architecture by Moriss Meno
 
Memory Reference instruction
Memory Reference instructionMemory Reference instruction
Memory Reference instruction
 
Computer instruction
Computer instructionComputer instruction
Computer instruction
 
Unit_2 (4).pptx
Unit_2 (4).pptxUnit_2 (4).pptx
Unit_2 (4).pptx
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Microcontroller
MicrocontrollerMicrocontroller
Microcontroller
 
Ch5_MorrisMano.pptx
Ch5_MorrisMano.pptxCh5_MorrisMano.pptx
Ch5_MorrisMano.pptx
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
8085 (1)
8085 (1)8085 (1)
8085 (1)
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5
 
digital clock atmega16
digital clock atmega16digital clock atmega16
digital clock atmega16
 
unit2 (1).ppt
unit2 (1).pptunit2 (1).ppt
unit2 (1).ppt
 

More from Haripritha

Mapreduce script
Mapreduce scriptMapreduce script
Mapreduce script
Haripritha
 
Wireless sensor networks
Wireless sensor networksWireless sensor networks
Wireless sensor networks
Haripritha
 
Datamining
DataminingDatamining
Datamining
Haripritha
 
Operating system
Operating systemOperating system
Operating system
Haripritha
 
Java
JavaJava
Presentation 2
Presentation 2Presentation 2
Presentation 2
Haripritha
 
Open addressing &amp rehashing,extendable hashing
Open addressing &amp rehashing,extendable hashingOpen addressing &amp rehashing,extendable hashing
Open addressing &amp rehashing,extendable hashing
Haripritha
 
programming language in c&c++
programming language in c&c++programming language in c&c++
programming language in c&c++
Haripritha
 
encoding
encodingencoding
encoding
Haripritha
 

More from Haripritha (9)

Mapreduce script
Mapreduce scriptMapreduce script
Mapreduce script
 
Wireless sensor networks
Wireless sensor networksWireless sensor networks
Wireless sensor networks
 
Datamining
DataminingDatamining
Datamining
 
Operating system
Operating systemOperating system
Operating system
 
Java
JavaJava
Java
 
Presentation 2
Presentation 2Presentation 2
Presentation 2
 
Open addressing &amp rehashing,extendable hashing
Open addressing &amp rehashing,extendable hashingOpen addressing &amp rehashing,extendable hashing
Open addressing &amp rehashing,extendable hashing
 
programming language in c&c++
programming language in c&c++programming language in c&c++
programming language in c&c++
 
encoding
encodingencoding
encoding
 

Recently uploaded

aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
siemaillard
 
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptxMARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
bennyroshan06
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
Jisc
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
Jheel Barad
 
How to Break the cycle of negative Thoughts
How to Break the cycle of negative ThoughtsHow to Break the cycle of negative Thoughts
How to Break the cycle of negative Thoughts
Col Mukteshwar Prasad
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
Celine George
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
Jisc
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
GeoBlogs
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
JosvitaDsouza2
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
MIRIAMSALINAS13
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
Pavel ( NSTU)
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
Anna Sz.
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
beazzy04
 
Fish and Chips - have they had their chips
Fish and Chips - have they had their chipsFish and Chips - have they had their chips
Fish and Chips - have they had their chips
GeoBlogs
 

Recently uploaded (20)

aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptxMARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
 
How to Break the cycle of negative Thoughts
How to Break the cycle of negative ThoughtsHow to Break the cycle of negative Thoughts
How to Break the cycle of negative Thoughts
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
 
Fish and Chips - have they had their chips
Fish and Chips - have they had their chipsFish and Chips - have they had their chips
Fish and Chips - have they had their chips
 

Computer Organization

  • 2. Design of basic computer Instruction code Computer Register Control Logic Gates Instruction set completeness Memory Reference instruction Interrupt Initiated Input Output Program controll Input Output
  • 3. Hardware components of basic computer: *A memory unit with 4096 words of 16 bits each. *Nine registers: AR,PC,DR,AC,IR,TR, OUTR,INPR and SC. *Seven flipflop: I,S,E,R,IEN,FGIandFGO. *Two Decoder :3*8 operation decoder 4*16 timing decoder. *16 bit common bus. *Control logic gates. *Adder and logic circuits connected to the input of AC.
  • 4. •Program: A set of instructions that specify the operations, operands, and the sequence by which processing has to occur. •Instruction Code: A group of bits that tell the computer to perform a specific operation ->macro-operation - usually divided into operation code, operand address, addressing mode, etc. - basic addressing modes Immediate, Direct, Indirect • Simplest stored program organization. opcode Address 15 12 11 0 Instructions (program) Operands (data) Memory 4096x16 Processor register (Accumulator, AC)Binary Operand 15 0
  • 5.  A processor register (CPU register) is one of a small set of data holding places that are part of the computer processor.  A register may hold an instruction, a storage address, or any kind of data (such as a bit sequence or individual characters).  Some instructions specify registers as part of the instruction.
  • 6. PC AR 11 0 11 0 TR IR 15 0 11 0 INPROUTR 7 0 7 0 Memory 4096 x 16 PC DR 15 0 15 0 Register in basic computer
  • 7. DR 16 Data Register Holds memory operand AR 12 Address Register Holds address for memory AC 16 Accumulator Processor register IR 16 Instruction Register Holds instruction code PC 12 Program Counter Holds address of instruction TR 16 Temporary Register Holds temporary data INPR 8 Input Register Holds input character OUTR 8 Output Register Holds output character •Some instructions specify registers as part of the instruction.
  • 8. Power on reset circuit Clock Input device R CLK INPR 16-bit Processor Common bus RD WR OUTR DB AB RD WR 4K*16 memory Output device
  • 9.  The input circuit from the two decoder the I flip flop and bits 0 through 11 of IR .  The other input to the control logic are: AC bits 0 through 15 to check if AC=0 and to detect the sign bit in AC(15) DR bits 0 through 15 to check if DR=0.
  • 10. Control logic circuit:  Signals to control inputs of the nine register.  Signals to control read and write inputs memory.  Signals to set clear or complement flipflop.  Signals for s2,s1 and s0 to be selected register for a bus.  Signals to control the AC adder and logic circuit.
  • 11. AND ADD LDA STA BUN BSA ISZ 0xxx 8xxx 2xxx Axxx 1xxx 9xxx 3xxx Bxxx 4xxx Cxxx 5xxx Dxxx 6xxx Exxx Add memory word to A Load AC from memory A Store content of AC into memory AND memory word to AC Branch unconditionally Branch and save return address Increment and skip if zer CLA CLE CMA CME CIR CIL INC SPA 7800 7400 7200 7100 7080 7040 7020 7010 Clear AC Clear E Complement AC Complement E Circulate right AC and E Circulate left AC and E Increment AC Skip next instr. if AC
  • 12.  A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable. Instruction cycle: Functional Instructions : - Arithmetic, logic, and shift instructions - ADD, CMA, INC, CIR, CIL, AND, CLA Transfer Instructions - Data transfers between the main memory and the processor registers - - LDA, STA Control Instructions - Program sequencing and control - BUN, BSA, ISZ Input/Output Instructions - Input and output - INP, OUT
  • 13.  An instruction that has one or more of its operand addresses referring to a location in memory, as opposed to one of the CPU registers or some other way of specifying an operand. Such as LDA,STA,BUN,ISZ,ADD,AND,BSA.
  • 14. LDA: Load to AC D2T4 : DR ¬ M[AR] D2T5 : AC ¬ DR, SC ¬ 0 STA: Store AC D3T4 : M[AR] ¬ AC, SC ¬ 0 BUN: Branch Unconditionally D4T4 : PC ¬ AR, SC ¬ 0 BSA: Branch and Save Return Address M[AR] ¬ PC, PC ¬ AR + 1 BSA: D5T4: M[AR] ¬ PC, AR ¬ AR + 1 D5T5: PC ¬ AR, SC ¬ 0 ISZ: Increment and Skip-if-Zero D6T4: DR ¬ M[AR] D6T5: DR ¬ DR + 1 D6T6: M[AR] ¬ DR, if (DR = 0) then (PC ¬ PC + 1), SC ¬ 0
  • 15.  Open communication only when some data has to be passed --> interrupt.  - The I/O interface, instead of the CPU, monitors the I/O device.  - When the interface finds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU  - Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing. * IEN (Interrupt-enable flip-flop)  - can be set and cleared by instructions - when cleared, the computer cannot be interrupted
  • 16.  Program-controlled I/O - Continuous CPU involvement I/O takes valuable CPU time - CPU slowed down to I/O speed - Simple - Least hardware I/O and Interrupt Input LOOP, SKI DEV BUN LOOP INP DEV Output LOOP, LD DATA LOP, SKO DEV BUN LOP OUT DEV
  • 17. Hardware Components of BC A memory unit: 4096 x 16. Registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC FlipFlops(Status): I, S, E, R, IEN, FGI, and FGO Decoders: a 3x8 Opcode decoder a 4x16 timing decoder Common bus: 16 bits Control logic gates Adder and Logic circuit: Connected to AC Control Logic Gates – -Input Controls of the nine registers - Read and Write Controls of memory - Set, Clear, or Complement Controls of the flip-flops - S2, S1, S0 Controls to select a register for the bus - AC, and Adder and Logic circuit