This document describes the design and implementation of diagnostic access for AMBA AHB communication protocols between a master and slave device. A core was designed using a master-slave topology to perform efficient write operations. The process involved designing master and slave units and a test bench to simulate communication. VHDL and XILINX were used to generate a synthesis report. The 32-bit address and data bus protocol supports high-bandwidth communication between processors and low-bandwidth peripherals. Features like burst transfers and wider data buses were implemented to support high performance systems.
Diagnostic Access of AMBA-AHB Communication Protocolsidescitation
In this paper a diagnostic access of AMBA AHB communication protocols is
designed and implemented. AMBA AHB communication protocols are designed using
master slave topology. A core is designed for implementation of communication protocols
between master and slave device to perform efficient write operation. The process involves
design and implementation of a master unit and a slave unit. Further a test bench is
designed to simulate the communication between master and slave. A synthesis report of the
process is generated using VHDL and XILINX. The process is configured for Address and
Data bus of 32 bit width. The designed AMBA AHB communication protocol between
master and single slave supports technology independent data transfer between high band
width and high clock frequency multiprocessors and multi-CPU based embedded systems
like arm processors and low bandwidth peripherals like IC based processors, standard
macro cells, flash memory etc. The features required for high performance, high clock
frequency systems including burst transfers, single clock edge operations, non–tristate
implementation and wider data bus configuration are implemented in the design.
AMBA AHB is a bus interface suitable for high-performance synthesizable designs. It defines the interface between components, such as masters, interconnects, and slaves.
Advance Microcontroller Bus Architecture(AMBA).
this is a advance bus architecture. it is defined by ARM.
all the content is taken from http://infocenter.arm.com/ website.
VLSI DESIGN OF AMBA BASED AHB2APBBRIDGEVLSICS Design
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-on-Chip bus protocol for highperformance buses to communicate with low-power devices. In the AMBA Advanced High Performance bus (AHB) a system bus is used to connect a processor, a DSP, and high-performance memory controllers where as the AMBA Advanced Peripheral Bus (APB) is used to connect (Universal Asynchronous Receiver Transmitter) UART. It also contains a Bridge, which connects the AHB and APB buses. Bridges are standard bus-to-bus interfaces that allow IPs connected to different buses to communicate with each other in a standardized way. So AHB2APB bridge is designed, implemented using VERILOG tool and tested using Verilog testbench and is reported in this paper. A synthesizable RTL code of a complex interface bridge between AHB and APB is developed and known as AHB2APB Bridge. The simulated AHB2APB Bridge results are promising and can be further tested for its verstality by writing a verification program using UVM in future.
Diagnostic Access of AMBA-AHB Communication Protocolsidescitation
In this paper a diagnostic access of AMBA AHB communication protocols is
designed and implemented. AMBA AHB communication protocols are designed using
master slave topology. A core is designed for implementation of communication protocols
between master and slave device to perform efficient write operation. The process involves
design and implementation of a master unit and a slave unit. Further a test bench is
designed to simulate the communication between master and slave. A synthesis report of the
process is generated using VHDL and XILINX. The process is configured for Address and
Data bus of 32 bit width. The designed AMBA AHB communication protocol between
master and single slave supports technology independent data transfer between high band
width and high clock frequency multiprocessors and multi-CPU based embedded systems
like arm processors and low bandwidth peripherals like IC based processors, standard
macro cells, flash memory etc. The features required for high performance, high clock
frequency systems including burst transfers, single clock edge operations, non–tristate
implementation and wider data bus configuration are implemented in the design.
AMBA AHB is a bus interface suitable for high-performance synthesizable designs. It defines the interface between components, such as masters, interconnects, and slaves.
Advance Microcontroller Bus Architecture(AMBA).
this is a advance bus architecture. it is defined by ARM.
all the content is taken from http://infocenter.arm.com/ website.
VLSI DESIGN OF AMBA BASED AHB2APBBRIDGEVLSICS Design
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-on-Chip bus protocol for highperformance buses to communicate with low-power devices. In the AMBA Advanced High Performance bus (AHB) a system bus is used to connect a processor, a DSP, and high-performance memory controllers where as the AMBA Advanced Peripheral Bus (APB) is used to connect (Universal Asynchronous Receiver Transmitter) UART. It also contains a Bridge, which connects the AHB and APB buses. Bridges are standard bus-to-bus interfaces that allow IPs connected to different buses to communicate with each other in a standardized way. So AHB2APB bridge is designed, implemented using VERILOG tool and tested using Verilog testbench and is reported in this paper. A synthesizable RTL code of a complex interface bridge between AHB and APB is developed and known as AHB2APB Bridge. The simulated AHB2APB Bridge results are promising and can be further tested for its verstality by writing a verification program using UVM in future.
VLSI DESIGN OF AMBA BASED AHB2APB BRIDGEVLSICS Design
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-on-Chip bus protocol for highperformance buses to communicate with low-power devices. In the AMBA Advanced High Performance bus (AHB) a system bus is used to connect a processor, a DSP, and high-performance memory controllers where as the AMBA Advanced Peripheral Bus (APB) is used to connect (Universal Asynchronous Receiver Transmitter) UART. It also contains a Bridge, which connects the AHB and APB buses. Bridges are standard bus-to-bus interfaces that allow IPs connected to different buses to communicate with each other in a standardized way. So AHB2APB bridge is designed, implemented using VERILOG tool and tested using Verilog testbench and is reported in this paper. A synthesizable RTL code of a complex interface
bridge between AHB and APB is developed and known as AHB2APB Bridge. The simulated AHB2APB Bridge results are promising and can be further tested for its verstality by writing a verification program using UVM in future.
VLSI DESIGN OF AMBA BASED AHB2APB BRIDGEVLSICS Design
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-on-Chip bus protocol for highperformance
buses to communicate with low-power devices. In the AMBA Advanced High Performance bus (AHB) a system bus is used to connect a processor, a DSP, and high-performance memory controllers where as the AMBA Advanced Peripheral Bus (APB) is used to connect (Universal Asynchronous Receiver Transmitter) UART. It also contains a Bridge, which connects the AHB and APB buses. Bridges are standard bus-to-bus interfaces that allow IPs connected to different buses to communicate with each other in a standardized way. So AHB2APB bridge is designed, implemented using VERILOG tool and tested using Verilog testbench and is reported in this paper. A synthesizable RTL code of a complex interface
bridge between AHB and APB is developed and known as AHB2APB Bridge. The simulated AHB2APB Bridge results are promising and can be further tested for its verstality by writing a verification program using UVM in future.
UNIVERSAL ROTATE INVERT BUS ENCODING FOR LOW POWER VLSIVLSICS Design
Power dissipation is an important design constraint in today’s CMOS VLSI design and is addressed widely by the researchers across the globe. Switching activity is one of the factors that affect dynamic power in a chip and several publications have suggested various techniques to reduce the same. Reduction of switching activity in the busses attains significance as bus width, bus capacitance and the clock are recording continuous uptrend. In this paper, we propose a technique for bus encoding, which, reduces the number of transitions on the bus and performs better than the existing methods such as bus invert coding and shift invert coding for random data in terms of switching activity, without the need for extra overhead in computation and circuit. However, irrespective of the bus width it needs three extra bits and does not assume anything about the nature of the data on the bus.
Hdjfy irifiti ititit9 yoyoyo y. T9t 9 to to tt8t I t9t 9titi to to to it ito t ito to yo oy o ot9 59 59t9 to to. Y9t 9t 9l5 95. 958p to8 e86ei6 d6idyi syie dyidou ukryi
Design and Implementation of SOC Bus Based on AMBA 4.0ijsrd.com
ARM introduced the Advanced Microcontroller Bus Architecture (AMBA) 4.0 specifications in March 2010, which includes Advanced extensible Interface (AXI) 4.0. AMBA bus protocol has become the de facto standard SoC bus. That means more and more existing IPs must be able to communicate with AMBA 4.0 bus. Based on AMBA 4.0 bus, we designed an Intellectual Property (IP) core of Advanced Peripheral Bus (APB) Bridge, which translates the AXI4.0-lite transactions into APB 4.0 transactions. The bridge provides an interface between the high-performance AXI bus and low-power APB domain.
Distributed contention based mac protocol for cognitive radioIffat Anjum
Introduction
System Model
DC-MAC Design
Network Initialization
DC-MAC Working
Data Transfer on Home Channel
Data Transfer on a Foreign Channel
Performance Analysis
Conclusion
References
VLSI DESIGN OF AMBA BASED AHB2APB BRIDGEVLSICS Design
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-on-Chip bus protocol for highperformance buses to communicate with low-power devices. In the AMBA Advanced High Performance bus (AHB) a system bus is used to connect a processor, a DSP, and high-performance memory controllers where as the AMBA Advanced Peripheral Bus (APB) is used to connect (Universal Asynchronous Receiver Transmitter) UART. It also contains a Bridge, which connects the AHB and APB buses. Bridges are standard bus-to-bus interfaces that allow IPs connected to different buses to communicate with each other in a standardized way. So AHB2APB bridge is designed, implemented using VERILOG tool and tested using Verilog testbench and is reported in this paper. A synthesizable RTL code of a complex interface
bridge between AHB and APB is developed and known as AHB2APB Bridge. The simulated AHB2APB Bridge results are promising and can be further tested for its verstality by writing a verification program using UVM in future.
VLSI DESIGN OF AMBA BASED AHB2APB BRIDGEVLSICS Design
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-on-Chip bus protocol for highperformance
buses to communicate with low-power devices. In the AMBA Advanced High Performance bus (AHB) a system bus is used to connect a processor, a DSP, and high-performance memory controllers where as the AMBA Advanced Peripheral Bus (APB) is used to connect (Universal Asynchronous Receiver Transmitter) UART. It also contains a Bridge, which connects the AHB and APB buses. Bridges are standard bus-to-bus interfaces that allow IPs connected to different buses to communicate with each other in a standardized way. So AHB2APB bridge is designed, implemented using VERILOG tool and tested using Verilog testbench and is reported in this paper. A synthesizable RTL code of a complex interface
bridge between AHB and APB is developed and known as AHB2APB Bridge. The simulated AHB2APB Bridge results are promising and can be further tested for its verstality by writing a verification program using UVM in future.
UNIVERSAL ROTATE INVERT BUS ENCODING FOR LOW POWER VLSIVLSICS Design
Power dissipation is an important design constraint in today’s CMOS VLSI design and is addressed widely by the researchers across the globe. Switching activity is one of the factors that affect dynamic power in a chip and several publications have suggested various techniques to reduce the same. Reduction of switching activity in the busses attains significance as bus width, bus capacitance and the clock are recording continuous uptrend. In this paper, we propose a technique for bus encoding, which, reduces the number of transitions on the bus and performs better than the existing methods such as bus invert coding and shift invert coding for random data in terms of switching activity, without the need for extra overhead in computation and circuit. However, irrespective of the bus width it needs three extra bits and does not assume anything about the nature of the data on the bus.
Hdjfy irifiti ititit9 yoyoyo y. T9t 9 to to tt8t I t9t 9titi to to to it ito t ito to yo oy o ot9 59 59t9 to to. Y9t 9t 9l5 95. 958p to8 e86ei6 d6idyi syie dyidou ukryi
Design and Implementation of SOC Bus Based on AMBA 4.0ijsrd.com
ARM introduced the Advanced Microcontroller Bus Architecture (AMBA) 4.0 specifications in March 2010, which includes Advanced extensible Interface (AXI) 4.0. AMBA bus protocol has become the de facto standard SoC bus. That means more and more existing IPs must be able to communicate with AMBA 4.0 bus. Based on AMBA 4.0 bus, we designed an Intellectual Property (IP) core of Advanced Peripheral Bus (APB) Bridge, which translates the AXI4.0-lite transactions into APB 4.0 transactions. The bridge provides an interface between the high-performance AXI bus and low-power APB domain.
Distributed contention based mac protocol for cognitive radioIffat Anjum
Introduction
System Model
DC-MAC Design
Network Initialization
DC-MAC Working
Data Transfer on Home Channel
Data Transfer on a Foreign Channel
Performance Analysis
Conclusion
References
Introduction to AI for Nonprofits with Tapp NetworkTechSoup
Dive into the world of AI! Experts Jon Hill and Tareq Monaur will guide you through AI's role in enhancing nonprofit websites and basic marketing strategies, making it easy to understand and apply.
Macroeconomics- Movie Location
This will be used as part of your Personal Professional Portfolio once graded.
Objective:
Prepare a presentation or a paper using research, basic comparative analysis, data organization and application of economic information. You will make an informed assessment of an economic climate outside of the United States to accomplish an entertainment industry objective.
A workshop hosted by the South African Journal of Science aimed at postgraduate students and early career researchers with little or no experience in writing and publishing journal articles.
বাংলাদেশের অর্থনৈতিক সমীক্ষা ২০২৪ [Bangladesh Economic Review 2024 Bangla.pdf] কম্পিউটার , ট্যাব ও স্মার্ট ফোন ভার্সন সহ সম্পূর্ণ বাংলা ই-বুক বা pdf বই " সুচিপত্র ...বুকমার্ক মেনু 🔖 ও হাইপার লিংক মেনু 📝👆 যুক্ত ..
আমাদের সবার জন্য খুব খুব গুরুত্বপূর্ণ একটি বই ..বিসিএস, ব্যাংক, ইউনিভার্সিটি ভর্তি ও যে কোন প্রতিযোগিতা মূলক পরীক্ষার জন্য এর খুব ইম্পরট্যান্ট একটি বিষয় ...তাছাড়া বাংলাদেশের সাম্প্রতিক যে কোন ডাটা বা তথ্য এই বইতে পাবেন ...
তাই একজন নাগরিক হিসাবে এই তথ্য গুলো আপনার জানা প্রয়োজন ...।
বিসিএস ও ব্যাংক এর লিখিত পরীক্ষা ...+এছাড়া মাধ্যমিক ও উচ্চমাধ্যমিকের স্টুডেন্টদের জন্য অনেক কাজে আসবে ...
Safalta Digital marketing institute in Noida, provide complete applications that encompass a huge range of virtual advertising and marketing additives, which includes search engine optimization, virtual communication advertising, pay-per-click on marketing, content material advertising, internet analytics, and greater. These university courses are designed for students who possess a comprehensive understanding of virtual marketing strategies and attributes.Safalta Digital Marketing Institute in Noida is a first choice for young individuals or students who are looking to start their careers in the field of digital advertising. The institute gives specialized courses designed and certification.
for beginners, providing thorough training in areas such as SEO, digital communication marketing, and PPC training in Noida. After finishing the program, students receive the certifications recognised by top different universitie, setting a strong foundation for a successful career in digital marketing.
This presentation was provided by Steph Pollock of The American Psychological Association’s Journals Program, and Damita Snow, of The American Society of Civil Engineers (ASCE), for the initial session of NISO's 2024 Training Series "DEIA in the Scholarly Landscape." Session One: 'Setting Expectations: a DEIA Primer,' was held June 6, 2024.
The simplified electron and muon model, Oscillating Spacetime: The Foundation...RitikBhardwaj56
Discover the Simplified Electron and Muon Model: A New Wave-Based Approach to Understanding Particles delves into a groundbreaking theory that presents electrons and muons as rotating soliton waves within oscillating spacetime. Geared towards students, researchers, and science buffs, this book breaks down complex ideas into simple explanations. It covers topics such as electron waves, temporal dynamics, and the implications of this model on particle physics. With clear illustrations and easy-to-follow explanations, readers will gain a new outlook on the universe's fundamental nature.
2. power consumption and reduced complexity[3]
.
II. AMBA BASED INTERFACING
[3]
High clock frequency high performance system bus (AHB) provides a backbone for bridging High memory
bandwidth devices like multi-CPU multiprocessors based embedded systems like arm microcontrollers and
direct memory access (DMA) devices to low bandwidth standard macro cells and peripheral devices
supported by APB (AMBA Peripheral Bus) as shown in Figure 1. AMBA specification provides standard
technology independent design standards and a roadmap for diagnostic accesses to test high performance
microcontroller’s connectivity to peripherals [6]
.
Figure 1.AHB to APB Bus
III. OPERATION OF CORE
[3]
Figure 2 lists out all the signals which are made use of in the operation of the core. Initially master places a
request signal and gets grant to start AMBA AHB transfer. When it is granted, the bus master drives address
and control signals and starts the transfer process. Information regarding address, direction, width and if the
transfer forms an incrementing or wrap burst are given by these address and control signals which are driven
by the master. During the transfer if incrementing bursts are allowed, they do not wrap at the address
boundaries whereas address gets incremented. If Wrapping bursts are selected they wrap at particular address
boundaries. When master wishes to transfer the data to the slave write data bus is driven by the master. When
slave wishes to transfer the data to master it drives read data bus. During each transfer an address bus is
essential which is followed by one or more data cycles. Slaves are designed to sample the address during the
process. To get extra time to sample the data slaves can include wait states into the transfer by asserting low
on HREADY signal [6]
.
Figure 2.Block diagram of a core
3. A Response signal HRESP [1:0] indicates status of the slave transfer. There are 3 different HRESP [1:0]
signals OKAY, ERROR and RETRY which indicate the status of transfer.
IV. LIST OF SIGNALS
[3]
The following is the list of signals which are used in the operation of AMBA AHB processing. There are
various signals which help in understanding the mode, transfer direction (towards or away from the slave),
kind of data transfer (i.e. 4, 8 or 16 bit) etc.
HCLK Bus clock: This signal gives clock times during raising edge related to all bus transfers.
HRESET n RESET: When LOW HRESET resets the systems and the bus.
HADDR [31:0]: Address bus: This refers to 32bit system address bus.
HTRANS [1:0]: Transfer type: Whether current transfer is NONSEQUENTIAL, IDLE and BUSY
transfer is indicated by HTRANS.
HWRITE: Transfer Direction: It indicates write or read transfer when it goes HIGH or LOW
respectively.
HSIZE [2:0]: The size of the transfer is indicated by this signal. Typical sizes are BYTE (8 bit), half
word or word (32 bit) exceeding even up to 1024bits.
HBURST [2:0]: Burst type: This signal denotes if the transfer forms part of a four eight and sixteen
beat bursts are supported and the burst may be either incrementing or wrapping.
HWDATA [31:0] Write data bus: Data transfer from master to bus slave is obtained with
HWDATA using write data bus. Data bus width extends from 32bits to higher range.
A. List Of Signals From Slave
HSEL x Slave select: When a particular slave has to be selected for the current transfer it can be
identified with its own select signal.
HRDATA [31:0]: The data transfer from Read Data bus slaves to bus master during read operations
is obtained with HRDATA [31:0]. Data bus width extends from 32 bits to higher bandwidth.
HREADY transfer done: When transfer has finished on the HREADY signal indicates HIGH. To
extend a transfer HREADY may be driven LOW.
HRESP [1:0]: Transfer response additional information on the status of a transfer is indicated by
HRESP. Four responses are included OKAY, ERROR, RETRY and SPLIT.
B. List Of Signals From Master To Slave
HBUSREQ x: When bus master requires the bus it sends a request to the arbiter. Each bus master in
the system is assigned with an HUSREQ x signal up to maximum of 16 bus masters.
C. Control Signals From Arbitter
HGRANT x Bus grant: A particular bus master is currently assigned with highest priority by
activating HGRANT x of a particular bus. A master gets access to the bus when both HREADY and
HGRANT x are HIGH. When HREADY signal is HIGH at the end of a transfer ownership of the
address/control signal changes.
HMASTER [3:0] master number: Information about current transfer is indicated by HMASTER.
This signal is used by slaves to perform SPLIT transfer and to determine about master which is
attempting to access. The timing of HMASTER is properly matched with timing of address and
control signals.
HMASTLOCK Locked sequence: Whether the current master is performing a locked sequence of
transfers this is indicated by locked sequence. This signal has same timing as that of HMASTER
signal.
HTRANS [1:0]: This signal indicates the state of transfer between the microcontroller and arbiter.
00 IDLE: When master is granted the bus but it does not wish to perform a data transfer. IDLE (00) indicates
that no data transfer is required. During this slave provides a zero wait state OKAY response to IDLE
transfers and ignore the transfer.
01 BUSY: When Bus masters are in the middle of burst of transfers they are allowed to place IDLE cycles by
using BUSY transfer signal as 01.This indicates that the bus masters are busy in continuing with process of
transfer of bursts and immediately next transfer cannot commence. Simultaneously address and control
4. signals indicate the next transfer in the burst. Slave ignores the transfer as long as a master gives the BUSY
transfer type. During this slave provides a zero wait state OKAY response to IDLE transfers and ignore the
transfer.
10 NONSEQ: First transfer is indicated by 10 NONSEQ signal. The address and control signals are
independent of previous transfers.
11 SEQ: After the first transfer the remaining part of the burst transfer is SEQUENTIAL. During this transfer
the address of the rest of transfers in a burst of transfers is dependent on previous transfer. The address is
same as that of previous transfer added with size in bytes in case of incrementing burst. In wrapping burst
wrapping of address of transfer takes place at the address boundary equal to size (in Bytes) which is
multiplied by the number of beats (4, 8, or 16).The control information remains as in previous transfer.
V. BURST OPERATION
[3]
In AMBA AHB four, eight, sixteen beat and undefined length bursts are well defined. Protocols support
incrementing and wrapping bursts. Sequential locations are accessed by incrementing bursts. Address of each
transfers increment of earlier address. In wrapping burst when boundary is reached the address of transfer the
burst will wrap if start address of the transfers is not aligned to the total number of burst (size x beats).
There are eight modes of operation in Burst mode depending on the value of HBURST [2:0] [3]
.
000: SINGLE TYPE. This makes an indication that a single transfer is under progress.
001: INCR TYPE. This signal indicates an Increment burst of unspecified length.
010: WRAP 4TYPE. This signal indicates a 4 beat incrementing burst.
011: INCR 4TYPE. Indicates 4 beat incrementing burst.
100: WRAP 8TYPE. When an 8 beat wrapping burst is to be selected, this signal is activated.
101: INCR 8TYPE. This signal indicates 8 beat incrementing burst.
110: WRAP 16TYPE: This indicates a 16 beat wrapping burst.
111: INCR 16 TYPE: indicates 16 beat incrementing burst.
VI. ALGORITHM
[6]
The following steps briefly demonstrate the various steps followed in the data transfer in AMBA AHB
communication.
Initially master places a request signal and gets grant to start AMBA AHB transfer after reset signal
goes LOW.
When the bus master is granted, it drives address and control signals and starts the transfer process
when WISH TO TRANSFER signal goes high.
Information regarding address, direction, width and if the transfer forms an incrementing or wrap
burst are given by these address and control signals which are driven by the master.
During transfer if incrementing bursts are allowed they do not wrap at the address boundaries
whereas address gets incremented.
During the transfer, if Wrapping bursts are selected they wrap at particular address boundaries.
When master wishes to transfer the data to the slave write data bus is driven by the master.
When slave wishes to transfer the data to master it drives read data bus.
During each transfer an address bus is essential which is followed by one or more data cycles.
Slaves are designed to sample the address during the process.
To get Extra time to sample the data slaves can include wait states into the transfer by asserting low
on HREADY signal.
A Response signal HRESP [1:0] indicates status of the slave transfer. There are three different
HRESP signals. They are OKAY asserted by slave which indicates normal progressing of data and
also HREADY is driven high to indicate end of transfer, ERROR which is used to indicate that an
error has occurred implying unsuccessful transfer and RETRY indicating that transfer is not
complete.
VII. RESULTS
The simulation results are presented in Figure 3.
5. INC8, 1Byte, no wait, no retry
InitialHaddr
<="00000000000000000000000000000110;
int_hwdata <= int_hwdata+ 2 after 100 ns;
int_hsize <= "000"; int_hburst <= "101";
HRESETN <= '1','0' after 10 ns, '1' after 105 ns;
Lock <= '0'; ReadWrite <= '1'; retry_B <= '0';
HGRANT0<='1'; wait_B <= '0'; hsel <= '1
Figure 3.Simulation Results
VIII. ADVANTAGES OF AMBA AHB
[5]
This Protocol provides a good platform for development of multi CPU or multi signals processors
based embedded microcontroller products with standard interfacing methods.
This Technology independent protocol can be embedded for interconnecting diverse range of IC
processors, reusable peripheral and system macro cells, and also digital units[2]
.
AMBA AHB is useful in development of standard design for advanced cached CPU cores and
peripheral libraries. They encourage independent modular system design [2]
.
They minimize silicon usage and facilitates on chip and off chip communication for manufacturing
test methods and operations [5]
.
IX. CONCLUSION
A diagnostic access of AMBA AHB communication protocols is designed and implemented.
AMBAAHB communication protocols are designed using master slave topology [3]
.
A core is designed for implementation of communication protocols between master and slave device
to perform efficient write operation. The process involves design and implementation of a master
unit and a slave unit. A test bench is designed to simulate the communication between master and
slave[6]
.
A synthesis report of the process is generated using VHDL and XILINX. The process is configured
for a 32 bit wide Address and Data bus[6]
.
6. The designed AMBA AHB communication protocol between master and single slave supports
technology independent data transfer between high band width and high clock frequency
multiprocessors and multi CPU based embedded systems like arm processors and low bandwidth
peripherals like IC processors ,standard macro cells, flash memory etc[4]
.
The features required for high performance, high clock frequency systems including burst transfers,
single clock edge operations, non–tristate implementation and wider data bus configuration are
implemented in the design[3]
.
REFERENCES
[1] ”Arm Advanced Microcontroller Bus Architecture “http://www.ebookee.net/ARM-advanced-microcontroller-bus-
architecture_386660.html.
[2] ”PowerPoint Presentation on Bus AMBA” http://powerpointpresentationon.blogspot.in/2010/07/powerpoint-
presentation-on-bus-amba.html.
[3] “AMBA Specification.” hatch.googlecode.com/files/AMBA_SPEC.pdf.
[4] “Lab08 on Chip Bus” http://access.ee.ntu.edu.tw/course/soc2003/Soc%20Material%20Version%201/Lab08_On.
[5] http://en.wikipedia.org/wiki/Advanced_Microcontroller_Bus_Architecture#Advanced_High-
performance_Bus_.28AHB.29.
[6] “A Formal Specification of AMBA AHB-Lite in SCCS” by R Hotchkiss, University of Leeds, School of
Computing, Research Report Series, Report 2002.09.