Submit Search
Upload
IRJET- Implementation of Ternary ALU using Verilog
•
0 likes
•
21 views
IRJET Journal
Follow
https://www.irjet.net/archives/V5/i3/IRJET-V5I3709.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 2
Download now
Download to read offline
Recommended
64 BIT FPU
64 BIT FPU
Surendra Bommavarapu
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Karthik Sagar
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...
iosrjce
VEDIC MULTIPLIER FOR "FPGA"
VEDIC MULTIPLIER FOR "FPGA"
SAIKRISHNA KOPPURAVURI
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...
iosrjce
Floating point units
Floating point units
dipugovind
Fpga implementation of vedic multiplier
Fpga implementation of vedic multiplier
IAEME Publication
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...
nareshbk
Recommended
64 BIT FPU
64 BIT FPU
Surendra Bommavarapu
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Karthik Sagar
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...
iosrjce
VEDIC MULTIPLIER FOR "FPGA"
VEDIC MULTIPLIER FOR "FPGA"
SAIKRISHNA KOPPURAVURI
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...
iosrjce
Floating point units
Floating point units
dipugovind
Fpga implementation of vedic multiplier
Fpga implementation of vedic multiplier
IAEME Publication
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...
nareshbk
Vedic
Vedic
vaibhav jindal
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Silicon Mentor
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
j naga sai
Design and implementation of low power
Design and implementation of low power
Surendra Bommavarapu
Analysis of computational
Analysis of computational
csandit
High speed multiplier using vedic mathematics
High speed multiplier using vedic mathematics
eSAT Journals
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
Kumar Goud
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Saikiran Panjala
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
Saikiran perfect
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
STEPHEN MOIRANGTHEM
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifters
svrohith 9
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
Azhar Syed
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
IRJET Journal
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET Journal
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET Journal
IRJET- RESULT:Wavelet Transform along with SPIHT Algorithm Used for Image Com...
IRJET- RESULT:Wavelet Transform along with SPIHT Algorithm Used for Image Com...
IRJET Journal
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
ijsrd.com
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TEC...
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TEC...
P singh
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
AM Publications
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
IRJET - Augmented Tangible Style using 8051 MCU
IRJET - Augmented Tangible Style using 8051 MCU
IRJET Journal
IRJET - Implementation of Neural Network on FPGA
IRJET - Implementation of Neural Network on FPGA
IRJET Journal
More Related Content
What's hot
Vedic
Vedic
vaibhav jindal
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Silicon Mentor
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
j naga sai
Design and implementation of low power
Design and implementation of low power
Surendra Bommavarapu
Analysis of computational
Analysis of computational
csandit
High speed multiplier using vedic mathematics
High speed multiplier using vedic mathematics
eSAT Journals
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
Kumar Goud
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Saikiran Panjala
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
Saikiran perfect
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
STEPHEN MOIRANGTHEM
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifters
svrohith 9
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
Azhar Syed
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
IRJET Journal
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET Journal
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET Journal
IRJET- RESULT:Wavelet Transform along with SPIHT Algorithm Used for Image Com...
IRJET- RESULT:Wavelet Transform along with SPIHT Algorithm Used for Image Com...
IRJET Journal
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
ijsrd.com
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TEC...
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TEC...
P singh
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
AM Publications
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
What's hot
(20)
Vedic
Vedic
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
Design and implementation of low power
Design and implementation of low power
Analysis of computational
Analysis of computational
High speed multiplier using vedic mathematics
High speed multiplier using vedic mathematics
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifters
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- RESULT:Wavelet Transform along with SPIHT Algorithm Used for Image Com...
IRJET- RESULT:Wavelet Transform along with SPIHT Algorithm Used for Image Com...
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TEC...
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TEC...
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
Similar to IRJET- Implementation of Ternary ALU using Verilog
IRJET - Augmented Tangible Style using 8051 MCU
IRJET - Augmented Tangible Style using 8051 MCU
IRJET Journal
IRJET - Implementation of Neural Network on FPGA
IRJET - Implementation of Neural Network on FPGA
IRJET Journal
Implementation of an arithmetic logic using area efficient carry lookahead adder
Implementation of an arithmetic logic using area efficient carry lookahead adder
VLSICS Design
Ak04605259264
Ak04605259264
IJERA Editor
IRJET- A Review on Single Precision Floating Point Arithmetic Unit of 32 Bit ...
IRJET- A Review on Single Precision Floating Point Arithmetic Unit of 32 Bit ...
IRJET Journal
Design and Implementation of Pipelined 8-Bit RISC Processor using Verilog HDL...
Design and Implementation of Pipelined 8-Bit RISC Processor using Verilog HDL...
IRJET Journal
IRJET - Design of a Low Power Serial- Parallel Multiplier with Low Transition...
IRJET - Design of a Low Power Serial- Parallel Multiplier with Low Transition...
IRJET Journal
Design and Implementation of Test Vector Generation using Random Forest Techn...
Design and Implementation of Test Vector Generation using Random Forest Techn...
IRJET Journal
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
IRJET Journal
IRJET - Comparison of Vedic, Wallac Tree and Array Multipliers
IRJET - Comparison of Vedic, Wallac Tree and Array Multipliers
IRJET Journal
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...
IRJET Journal
IRJET- Switch Level Implementation of A 4-Bit Logical Unit using Mixed Logic ...
IRJET- Switch Level Implementation of A 4-Bit Logical Unit using Mixed Logic ...
IRJET Journal
Synchronizing Parallel Tasks Using STM
Synchronizing Parallel Tasks Using STM
IJERA Editor
Design And Implementation Of Tiny Encryption Algorithm
Design And Implementation Of Tiny Encryption Algorithm
IJERA Editor
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET Journal
Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3
IAEME Publication
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET Journal
IRJET- Approximate Multiplier and 8 Bit Dadda Multiplier Implemented through ...
IRJET- Approximate Multiplier and 8 Bit Dadda Multiplier Implemented through ...
IRJET Journal
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
IRJET Journal
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
IRJET Journal
Similar to IRJET- Implementation of Ternary ALU using Verilog
(20)
IRJET - Augmented Tangible Style using 8051 MCU
IRJET - Augmented Tangible Style using 8051 MCU
IRJET - Implementation of Neural Network on FPGA
IRJET - Implementation of Neural Network on FPGA
Implementation of an arithmetic logic using area efficient carry lookahead adder
Implementation of an arithmetic logic using area efficient carry lookahead adder
Ak04605259264
Ak04605259264
IRJET- A Review on Single Precision Floating Point Arithmetic Unit of 32 Bit ...
IRJET- A Review on Single Precision Floating Point Arithmetic Unit of 32 Bit ...
Design and Implementation of Pipelined 8-Bit RISC Processor using Verilog HDL...
Design and Implementation of Pipelined 8-Bit RISC Processor using Verilog HDL...
IRJET - Design of a Low Power Serial- Parallel Multiplier with Low Transition...
IRJET - Design of a Low Power Serial- Parallel Multiplier with Low Transition...
Design and Implementation of Test Vector Generation using Random Forest Techn...
Design and Implementation of Test Vector Generation using Random Forest Techn...
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
IRJET - Comparison of Vedic, Wallac Tree and Array Multipliers
IRJET - Comparison of Vedic, Wallac Tree and Array Multipliers
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...
IRJET- Switch Level Implementation of A 4-Bit Logical Unit using Mixed Logic ...
IRJET- Switch Level Implementation of A 4-Bit Logical Unit using Mixed Logic ...
Synchronizing Parallel Tasks Using STM
Synchronizing Parallel Tasks Using STM
Design And Implementation Of Tiny Encryption Algorithm
Design And Implementation Of Tiny Encryption Algorithm
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET- Approximate Multiplier and 8 Bit Dadda Multiplier Implemented through ...
IRJET- Approximate Multiplier and 8 Bit Dadda Multiplier Implemented through ...
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
IRJET- Design of 1 Bit ALU using Various Full Adder Circuits
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
SCMS School of Architecture
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
HenryBriggs2
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
bhaskargani46
Minimum and Maximum Modes of microprocessor 8086
Minimum and Maximum Modes of microprocessor 8086
anil_gaur
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
vanyagupta248
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
Morshed Ahmed Rahath
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
DineshKumar4165
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Call Girls Mumbai
Block diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.ppt
NANDHAKUMARA10
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
JIT KUMAR GUPTA
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
ssuser89054b
Engineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planes
RAJNEESHKUMAR341697
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
jaanualu31
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
SCMS School of Architecture
Air Compressor reciprocating single stage
Air Compressor reciprocating single stage
Abc194748
Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torque
BhangaleSonal
Learn the concepts of Thermodynamics on Magic Marks
Learn the concepts of Thermodynamics on Magic Marks
Magic Marks
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
JiananWang21
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
meghakumariji156
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptx
JuliansyahHarahap1
Recently uploaded
(20)
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
Minimum and Maximum Modes of microprocessor 8086
Minimum and Maximum Modes of microprocessor 8086
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Block diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.ppt
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Engineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planes
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
Air Compressor reciprocating single stage
Air Compressor reciprocating single stage
Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torque
Learn the concepts of Thermodynamics on Magic Marks
Learn the concepts of Thermodynamics on Magic Marks
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptx
IRJET- Implementation of Ternary ALU using Verilog
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 05 Issue: 03 | Mar-2018 www.irjet.net p-ISSN: 2395-0072 © 2018, IRJET | Impact Factor value: 6.171 | ISO 9001:2008 Certified Journal | Page 3098 Implementation of Ternary ALU using Verilog Lavanya Bitra1, Bhargavi Chitra2, Gopi Krishna Reddy Annapareddy3, Sreekanth Guntanala4, Prakash Raj Irugula5, Y.CH S Hareesh6 1,2,3,4,5 ANU & Bapatla Engineering College 6 Asst. Professor, Dept. of ECE, Bapatla Engineering college, AP, India ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - The ternary logic is an alternative to binarylogic as it is simpler and more energy efficient because the gate count, memory requirement will be reduced and the speed increases by using ternary logic. It reduces number of computation steps compared to existing Boolean algebra. So, here we have designed TALU and results are compared with the binary ALU using verilog as logic simulator and circuits functionality is tested with Xilinx 13.2i Key Words: Ternary logic, Verilog, computation steps, TALU, Gate count, xilinx 13.2i, logic simulator. 1. INTRODUCTION Alexander [1964] showed that natural base (e ≈ 2.71828) is the most efficient radix for implementation of switching circuits. It seems that most efficient radix for the implementation of digital system is 3 than 2. Ternary logic system, meaning that it has 3 valued switching. 1.1 Ternary Logic Ternary (3-Valued)logicisoperatingat3switchinglevels, and itis oneoflogicin Multivaluedlogic.The switchinglevels of ternary logic are denoted by X may assuming either X0,XZ,X1 where 0,Z,1 signifies logic (voltage) levels per ,’0’ as low voltage level corresponding to low level logic(logic-0),’Z’ corresponding to medium level logic (logic-Z as high impedance also called meta stable state) and ,’1’ corresponding to high/maximum level logic (logic-1). 1.2 Advantages Ternary algebra is an evident advantage of a ternary representation over than binary is economy of digits. To represent a number in binary system, one needs 62.5% more digits than that of ternary and memory of circuit designing is less than binary. • The main advantage of ternary logic is that it reduces the number of required computation steps for developing digital design. • Furthermore memory, controlunit,andprocessorcan be carried out faster if the ternary logic is easily employed and memory utilization also less than binary For Example: To represent a 20-digit decimal number one requires 40 ternary digits instead of 65 binary digits. 2. PROPOSED DESIGN All combinational circuits required to build ALU are taken from previous design [1].all ternary logic gates are implemented using behavioral modelling in verilog. Table -1:Utilization of TALU Ternary decoder and ternary 3 x1 multiplexer are basic building blocks for this design. Design process involves the following steps 1. Construct truth table ternary number system for any combinational circuit 2. Simplication with k-map method 3. Implementing simplified expression in terms of 3 x 1 multiplexers. Logic utilization Used Available Utilization Number of input LUTs 3 1920 0% Number of occupied Slices 2 960 0% Number of bonded IOBs 8 66 12% Delay 6.125ns 8.280ns Delay for Logic 5.165ns 6.389ns 84.3% Delay for Route 0.960ns 1.891ns 15.7% Total Memory usage 343548KB
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 05 Issue: 03 | Mar-2018 www.irjet.net p-ISSN: 2395-0072 © 2018, IRJET | Impact Factor value: 6.171 | ISO 9001:2008 Certified Journal | Page 3099 Available Utilization 3 LUTs 2 Slices 8 IOBs 6.389ns Delay 343548KB Total Memory Usage Graph -1: Utilization of reliable TALU Ternary ALU inputs are two 1’bit inputs, carry in, borrow in multiple logical cascading inputs and selection lines. Outputs are y, carry, and borrow. For either sum or difference or multiplication product or logical outputs we have taken single output line ‘y’. Based on selection lines different operations are performed Fig -1: TALU Here calculating device utilization level in terms of percentage and time taken execution (delay)for theoutputs also delay for logic and routing as shown in Table 1. In above table represents details for calculation utilization of reliable TALU and graph1 is shows the representation of utilization of reliable TALU. The proposal design of Ternary Arithmetic and Logic unit (TALU) is verifying by its functionality using Xilinx ISE 13.2i, ISIM simulator. 3. CONCLUSION Ternary logic based design are having higher information carrying capacity than binary. Thus, ternary logic gate design technique also providesan excellentspeed and power consumption characteristics in data path circuit such asfull subtractor and full adder. Ternarylogicprovides means of increasing data processing capabilityperunitchip area. The main advantages of ternary logic are that it reduces the number of required computation steps. The number of digits required in a ternary family is log32 times lessthan that required in binary logic. In this paper, reliable TALU (Ternary Arithmetic Logic Unit) are designed with minimum number of ternary multiplexers. In these work confirmed to say ternary logic based designs are having less memory, power and delay than binary for addition, subtraction, multiplication and comparisons are should involving number of operations to verifying the functionality. But in binary logic based those operation should perform simply only oneoperationhaving more memory and slight greater delay. In this proposed work developed complete ternary algebra basic logic gates, 81X1 multiplexer and also synthesizes delay for logic and routing of TALU, device utilization. Verilog simulator has been used to simulate Ternary logic based Systems which provide enough information to verify functionality and timing specifications. ACKNOWLEDGEMENT The authors would like to thank Mr. Y.CH.S Hareesh, Department of ECE for his valuable guidance. REFERENCES [1]. Sweta Giri, Mrs. N. Saraswathi. “Implementation of combinational circuits using ternary multiplexer”, IJCER, Mar-Apr 2012 Vol. 2, No. 2, pp457- 463. [2]. A.P. Dhande, V.T. Ingole. “Design and implementation of 2-bit Ternary ALU Slice”, SETIT 2005TUNISIA,March17-21. [3]. Ternary logic design & applications A.P. D hande, V.T. Ingole. [4]. Modeling and Implementation of Reliable ternary Arithmetic and Logic Unit DesignUsingVHDLMeruvaKumar Raja , Neelima Koppala 0% 1920 0% 960 66 12%
Download now