Submit Search
Upload
IRJET- A Review on Single Precision Floating Point Arithmetic Unit of 32 Bit Number
•
1 like
•
31 views
IRJET Journal
Follow
https://www.irjet.net/archives/V6/i4/IRJET-V6I4724.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 4
Download now
Download to read offline
Recommended
64 BIT FPU
64 BIT FPU
Surendra Bommavarapu
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...
iosrjce
IRJET - Design and Implementation of Double Precision FPU for Optimised Speed
IRJET - Design and Implementation of Double Precision FPU for Optimised Speed
IRJET Journal
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
AM Publications
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
IRJET Journal
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
IJERA Editor
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
Design and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpga
VLSICS Design
Recommended
64 BIT FPU
64 BIT FPU
Surendra Bommavarapu
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...
iosrjce
IRJET - Design and Implementation of Double Precision FPU for Optimised Speed
IRJET - Design and Implementation of Double Precision FPU for Optimised Speed
IRJET Journal
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
SINGLE PRECISION FLOATING POINT MULTIPLIER USING SHIFT AND ADD ALGORITHM
AM Publications
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
IRJET Journal
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
IJERA Editor
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
Design and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpga
VLSICS Design
IRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using Verilog
IRJET Journal
F011123134
F011123134
IOSR Journals
Optimized Floating-point Complex number multiplier on FPGA
Optimized Floating-point Complex number multiplier on FPGA
Dr. Pushpa Kotipalli
At36276280
At36276280
IJERA Editor
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...
nareshbk
Implementation of an Effective Self-Timed Multiplier for Single Precision Flo...
Implementation of an Effective Self-Timed Multiplier for Single Precision Flo...
IRJET Journal
An 8 bit_multiplier
An 8 bit_multiplier
Robi Parvez
Iaetsd low power high speed vedic multiplier using reversible
Iaetsd low power high speed vedic multiplier using reversible
Iaetsd Iaetsd
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
IJMER
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
Uday Prakash
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Karthik Sagar
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
inventionjournals
Vedic multiplier
Vedic multiplier
BHUSHAN MHASKE
Parallel Hardware Implementation of Convolution using Vedic Mathematics
Parallel Hardware Implementation of Convolution using Vedic Mathematics
IOSR Journals
W34137142
W34137142
IJERA Editor
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
csandit
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
A045030105
A045030105
IJERA Editor
I43024751
I43024751
IJERA Editor
A Fast Floating Point Double Precision Implementation on Fpga
A Fast Floating Point Double Precision Implementation on Fpga
IJERA Editor
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET Journal
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
IJCI JOURNAL
More Related Content
What's hot
IRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using Verilog
IRJET Journal
F011123134
F011123134
IOSR Journals
Optimized Floating-point Complex number multiplier on FPGA
Optimized Floating-point Complex number multiplier on FPGA
Dr. Pushpa Kotipalli
At36276280
At36276280
IJERA Editor
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...
nareshbk
Implementation of an Effective Self-Timed Multiplier for Single Precision Flo...
Implementation of an Effective Self-Timed Multiplier for Single Precision Flo...
IRJET Journal
An 8 bit_multiplier
An 8 bit_multiplier
Robi Parvez
Iaetsd low power high speed vedic multiplier using reversible
Iaetsd low power high speed vedic multiplier using reversible
Iaetsd Iaetsd
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
IJMER
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
Uday Prakash
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Karthik Sagar
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
inventionjournals
Vedic multiplier
Vedic multiplier
BHUSHAN MHASKE
Parallel Hardware Implementation of Convolution using Vedic Mathematics
Parallel Hardware Implementation of Convolution using Vedic Mathematics
IOSR Journals
W34137142
W34137142
IJERA Editor
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
csandit
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
A045030105
A045030105
IJERA Editor
I43024751
I43024751
IJERA Editor
What's hot
(19)
IRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using Verilog
F011123134
F011123134
Optimized Floating-point Complex number multiplier on FPGA
Optimized Floating-point Complex number multiplier on FPGA
At36276280
At36276280
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...
Implementation of an Effective Self-Timed Multiplier for Single Precision Flo...
Implementation of an Effective Self-Timed Multiplier for Single Precision Flo...
An 8 bit_multiplier
An 8 bit_multiplier
Iaetsd low power high speed vedic multiplier using reversible
Iaetsd low power high speed vedic multiplier using reversible
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Vedic multiplier
Vedic multiplier
Parallel Hardware Implementation of Convolution using Vedic Mathematics
Parallel Hardware Implementation of Convolution using Vedic Mathematics
W34137142
W34137142
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
A045030105
A045030105
I43024751
I43024751
Similar to IRJET- A Review on Single Precision Floating Point Arithmetic Unit of 32 Bit Number
A Fast Floating Point Double Precision Implementation on Fpga
A Fast Floating Point Double Precision Implementation on Fpga
IJERA Editor
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET Journal
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
IJCI JOURNAL
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Silicon Mentor
Design and Analysis of High Performance Floating Point Arithmetic Unit
Design and Analysis of High Performance Floating Point Arithmetic Unit
ijtsrd
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
IJERD Editor
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET Journal
Jz2517611766
Jz2517611766
IJERA Editor
Jz2517611766
Jz2517611766
IJERA Editor
Design and Implementation of Pipelined 8-Bit RISC Processor using Verilog HDL...
Design and Implementation of Pipelined 8-Bit RISC Processor using Verilog HDL...
IRJET Journal
High Speed and Area Efficient Matrix Multiplication using Radix-4 Booth Multi...
High Speed and Area Efficient Matrix Multiplication using Radix-4 Booth Multi...
IRJET Journal
Implementation of an arithmetic logic using area efficient carry lookahead adder
Implementation of an arithmetic logic using area efficient carry lookahead adder
VLSICS Design
Iy3116761679
Iy3116761679
IJERA Editor
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
Azhar Syed
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
VHDL Implementation Of 64-bit ALU
VHDL Implementation Of 64-bit ALU
IOSR Journals
Project-Synopsis
Project-Synopsis
Roshan Barua
Cadancesimulation
Cadancesimulation
Gautham Reddy
The Principle Of Ultrasound Imaging System
The Principle Of Ultrasound Imaging System
Melissa Luster
H010414651
H010414651
IOSR Journals
Similar to IRJET- A Review on Single Precision Floating Point Arithmetic Unit of 32 Bit Number
(20)
A Fast Floating Point Double Precision Implementation on Fpga
A Fast Floating Point Double Precision Implementation on Fpga
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Analysis of High Performance Floating Point Arithmetic Unit
Design and Analysis of High Performance Floating Point Arithmetic Unit
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
Jz2517611766
Jz2517611766
Jz2517611766
Jz2517611766
Design and Implementation of Pipelined 8-Bit RISC Processor using Verilog HDL...
Design and Implementation of Pipelined 8-Bit RISC Processor using Verilog HDL...
High Speed and Area Efficient Matrix Multiplication using Radix-4 Booth Multi...
High Speed and Area Efficient Matrix Multiplication using Radix-4 Booth Multi...
Implementation of an arithmetic logic using area efficient carry lookahead adder
Implementation of an arithmetic logic using area efficient carry lookahead adder
Iy3116761679
Iy3116761679
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
VHDL Implementation Of 64-bit ALU
VHDL Implementation Of 64-bit ALU
Project-Synopsis
Project-Synopsis
Cadancesimulation
Cadancesimulation
The Principle Of Ultrasound Imaging System
The Principle Of Ultrasound Imaging System
H010414651
H010414651
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
Mark Billinghurst
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
purnimasatapathy1234
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
Soham Mondal
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
ranjana rawat
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
Tsuyoshi Horigome
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
hassan khalil
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
abhishek36461
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
Suhani Kapoor
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
9953056974 Low Rate Call Girls In Saket, Delhi NCR
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZTE
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Dr.Costas Sachpazis
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
vipinkmenon1
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
Asst.prof M.Gokilavani
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
soniya singh
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
britheesh05
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
Call Girls in Nagpur High Profile
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Low Rate Call Girls In Saket, Delhi NCR
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
misbanausheenparvam
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
srsj9000
Recently uploaded
(20)
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
IRJET- A Review on Single Precision Floating Point Arithmetic Unit of 32 Bit Number
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 04 | Apr 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 3413 A Review on Single Precision Floating Point Arithmetic Unit of 32 bit Number Mr. Ankit Trivedi1, Mr. Apoorv Verma2 1Assistant Professor, Axis Institute of Technology & Management Kanpur, up, India 2Student, Axis Institute of Technology & Management Kanpur, up, India ------------------------------------------------------------------------***------------------------------------------------------------------------- Abstract - Roughly computing has turn out to be one of the most popular computing paradigms in the era of the Internet of things and big data. It takes advantages of the error- tolerable feature of many applications, such as machine learning and image/signal processing, to reduce the resource required to deliver certain level of computation quality. Floating point arithmetic unit is widely used in many areas, especially scientific computation and signal processing. For many application signal processing and graphic it is acceptable to trade off some accuracy for faster and better implementations. Multiplication is the second basic operation of arithmetic Floating point unit. FPU may be a part of ADP system specially designed to hold out operation on floating purpose variety. Floating point unit is widely used in many areas. This paper shows review of IEEE 754 standard floating point arithmetic unit which will perform multiplication, addition and subtraction function on 32bit operand. A system’s performance is usually determined by the performance of the multiplier, because the multiplier is usually the delay element in the system. Single-precision floating-point IEEE-754 customary Adder/Subtractor and number modules with high speed and space economical square measure best owed. The arithmetic operations square measure performed on the many a part of the IEEE format. Key words: Floating Point Unit, IEEE 754 I. INTRODUCTION A. Floating-Point Units(FPU) It is a math coprocessor which is designed specially to carry out operations on floating point numbers [1]. The FPUs will perform operations like addition, subtraction, multiplication and division. Main function of FPUs can execute different functions such like as exponential or trigonometric calculations, although these are done with software library routine in nearly all recent processors. Our FPU is basically a 32 bit (single precision) IEEE754. B. Floating-Point Units(FPU) CPU executes a program then it is calling for a floating- point (FP) operation, which have three ways it can carry out the operation also be called by floating-point unit operation emulator which is floating-point library, used a series of simple fixed-point arithmetic operations which can run on the integer ALU. These emulators can keep the additional hardware price of a FPU but are significantly slow. Secondly it may us can add-on FPUs that are entirely separate from the CPU, and are typically sold as an optional add-ons which are purchased only when they are needed to speed up math- intensive operations and integrated FPU present in the system[2]. The FPU design as format of single precision IEEE754 compliant integrated unit also can’t handle only basic floating point operations but also handle operations like shifting, square root determination and operation of transcendental functions like sine, cosine and tangential function. C. IEEE 754 Standard IEEE 754 used as floating-point computation, followed by many hardware (CPU and FPU) and software implementations [3]. Main standard for IEEE 754 Floating-Point calculations defines binary representation for floating-point numbers is in two types 1) Binary 32 bit (or single precision) format 2) Binary 64 bit (or double precision) format. SignExponentFractionBias Single Precision1(31)8(30-23)23(22-00)127 Double Precision 1(63)11(62- 52) 52(51-00)1023 Table 1: Bit Range for Floating-Point Values There is given IEEE 754 single-precision floating-point format that occupies 32 bits in a computer memory and given range of values in floating point unit. In IEEE 754, 32-bit with base 2 value format is referred to as single precision or binary32. It was called by single in IEEE 754-1985. The IEEE 754 standard given a format of single precision number which have sign bit maximum 1 bit length and exponent of width 8 bits ,
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 04 | Apr 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 3414 significant precision bits have 24 bits out of 23 bits are stored and where 1 bit is implicit 1. There is given sign bit which is determining the value of sign number where 0 denotes a positive number and 1 denotes a negative number. It is known as sign bits (mantissa). Where exponent value is an 8 bit signed integer from −128 to 127 (2's Complement) or can be an 8 bit unsigned integer from 0 to 255 and given form of IEEE 754 single precision definition. Value of exponent value 127 represents actual zero, mantissa includes 23 fraction bits to the right of the binary point and an implicit leading bit and given left of the binary point with value 1 if the exponent is stored with all zeros. The value of 23 fraction bits of the mantissa appears in the memory format but there total precision is 24 bits. For example: S 1 BitE 8 BitM 23 Bit Table 2-Floating Point Number Representation An IEEE754 standard defines format which have a position of illustration of numerical values and symbols and also comprise the sets of bits are encoded. II. LITERATURE REVIEW “IEEE Standard given for Floating-Point Arithmetic Standard 754-2008, New York:” IEEE, It describes the interchange and an arithmetic method formats for binary and decimal floating-point arithmetic in computation. These standards have such conditions to default handling. The work of a floating-point system has conform to standard may be in software, entirely in hardware, or in any combination of software and hardware. In this standard, numerical results and exclusions specified for different operations in are exceptionally determined by the, sequence of operations, values of the input data and destination formats, all below user control. Jain, Jenil, and Rahul Agrawal et al. [2] this paper grants design of high speed floating point unit using reversible logic. There are various alterable implementations of logical and arithmetic units have been proposed in the existing research, but very few reversible floating-point designs has been designed. Floating- point processes are used very often in nearly all computing disciplines. The analysis of projected reversible circuit can be done in terms of quantum cost, garbage outputs, constant inputs, power consumption, speed and area. Gopal, Lenin, Mohd Mahayadin et al. [3] in the newspaper, eight arithmetic and four logical operations has been presented. In the intended design 1, Peres Full Adder Gate (PFAG) is use in reversible ALU plan and HNG gate is used as an adder logic circuit in the planned ALU design 2. Both planned design are analyze and compare in terms of number of gates calculate, garbage output, quantum price and propagation interruption. The model results show that the proposed reversible ALU design 2 outperforms the proposed reversible ALU design 1 and conventional ALU design. Nachtigal, Michael ,Himanshu Thapliyaletal.[4] In this work, a innovative design of single precision floating point multiplier has been proposed based on operand decomposition approach. Moreover, a new mutable design of the 8x8 bit Wallace tree multiplier has proposed that is accustomed in terms of quantum cost, delay, and number of garbage outputs. Wallace tree multiplication involves of three intangible steps: Partial product generation, partial product compression spending 4:2 compressors, full adders, and half adders, and then the ultimate accumulation stage to produce the product. In this slog we perform optimization at each of these three stages. Dhanabal, R., Sarat Kumar Sahoo et al. [5] present a design using reversible gates. Alterable gates namely TSG gate performs 1-bit addition with carry. This is the first alterable gate which alone can acts as full adder. Gate is used to perform logical actions like AND, OR. In this works, designing 1-bit alum has also been presented using pass transistor with virtuoso tool of cadence. Based on examination of the result, this design using reversible gates is better than that using the irreversible gates. Nachtigal, Michael, Himanshu Thapliyal, and Nagarajan Ranganathan [6] Floating-point actions are needed very frequently in nearly all computing disciplines, and studies have shown floating-point addition to be the most often used floating-point operation. These paper offerings for the first time a reversible floating-point adder that closely follows the IEEE754 specification for binary floating-point arithmetic. This design requires reversible designs of a controlled swap unit, a subtractor, an alignment unit, signed integer representation conversion units, an integer adder, a normalization unit, and a rounding unit. Alaghemand, Fatemeh et al. [7] presented a reversible floating-point adder design, because the fixed- point adder is less precise in the representation of numbers. The planned design is made up of several parts, including: Conditional swap, Alignment unit, Converter, Addition and Normalization. We tried to improve the parameters of quantum cost, garbage outputs and constant inputs for these parts and finally compared this design with the existing designs. This planned design has reduced 78% and 30% of the quantum cost, 78% and 26% of the garbage output and 79% and 30% of the constant input in compared with other approaches.
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 04 | Apr 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 3415 Kahanetal.[8] proposed a dozen commercially vital arithmetic’s boasted various word sizes, precisions, misestimating procedures and over/underflow behaviors’, and additional were within the works. Suitable software system meant to reconcile that numerical diversity had become unbearably expensive to develop. 13years previous, once IEEE 754 became official, major microchip makers had already adopted it despite the challenge it exhibit to implementers. With new selflessness, hardware designers had up to its challenge within the belief that they might ease and encourage a huge burgeoning of numerical software system. They did succeed to a substantial extent. Anyway, misestimating a normalizes that preoccupied all folks within the Seventies afflict solely CRAY X-MPs — J90scurrently. Ykuntam et al. [9] Planned Addition is that the heart of arithmetic unit and also the arithmetic unit is commonly the work horse of a machine circuit. Therefore adders play a key role in planning Associate in Nursing arithmetic unit and additionally several digital integrated circuits. Carry pick Adder is one amongst the quickest adders employed in several information processors and in digital circuits to perform arithmetic operations. However CSLA is area- consuming as a result of it consists of twin ripple carry adder within the structure. To cut back the world of CSLA, a CSLA with Binary to Excess-1 converter is already designed that reduces the world of adder. However there are unit different techniques to style a CSLA to cut back its space. One amongst such technique is victimization Associate in Nursing add one circuit technique. This paper offers the planning of root CSLA victimization add one circuit with vital reduction in space. Quinnell et al. [10] planned several new architectures for floating-point amalgamate multiplier- adders employed in the x87 units of microprocessors. These fresh architectures are designed to produce solutions to the implementation issues found in modern amalgamate multiply-add units, at the same time increasing their performance and decreasing their power consumption. All new design ,additionally as a group of contemporary floating- point arithmetic units used as reference styles for comparison, are styled and enforced victimization the Advanced small Devices sixty five micro-millimeter atomic number 14 on dielectric junction transistor technology logic gate design tool set. All style use the AMD‘Barcelona’native quad-core standard-cell library as in study basics of making and differentiating the new architectures in an exceedingly with-it and more reliable and economic industrial technology. This paper show evaluation of IEEE floating point unit (FPU) which will carry out multiplication, addition, subtraction and division reason on 32bit operand that uses the IEEE-754 regulation. Floating point numbers representation can support a much wider range of values than fixed point representation. The work is to tool and analyses floating point unit operation and hardware module were implemented using VHDL and synthesized using Xilinx ISE suite. III. CONCLUSION This paper presents the floating point unit according to IEEE 754 Standard. We resolve floating point representation concept which have large range of values as well as accuracy. Hence hardware necessity is reduced, thereby reducing power consumption and delay. So, designing of power efficient 32-bit single precision Floating point unit (FPU) based on IEEE-754 standard based on FPGA. In future, one can adopt Vedic mathematics also. REFERENCES [1] “IEEE Standard for Floating-Point Arithmetic”, in IEEE STD 754-2008, vol., no., pp.1-70, Aug. 292008. [2] Jain, Jenil, and Rahul Agrawal. "Design and Development of Efficient Reversible Floating Point Arithmetic unit." In Communication Systems and Network Technologies (CSNT), 2015 Fifth International Conference on, pp. 811-815. IEEE, 2015. [3] Gopal, Lenin, MohdMahayadin, Syahira, AdibKabir Chowdhury, Alpha Agape Gopalai, and Ashutosh Kumar Singh. "Design and synthesis of reversible arithmetic and Logic Unit (ALU)." In Computer, Communications, and Control Technology (I4CT), 2014 International Conference on, pp. 289-293. IEEE, 2014. [4] Nachtigal, Michael, Himanshu Thapliyal, and Nagarajan Ranganathan. "Design of a reversible single precision floating point multiplier based on operand decomposition." In Nanotechnology (IEEE-NANO), 2010 10th IEEE Conference on, pp. 233-237. IEEE, 2010. [5] Dhanabal, R., Sarat Kumar Sahoo, V. Bharathi, V. Bhavya, Patil Ashwini Chandrakant, and K. Sarannya. "Design of Reversible Logic Based ALU." In Proceedings of the International Conference on Soft Computing Systems, pp. 303-313. Springer India, 2016. [6] Nachtigal, Michael, Himanshu Thapliyal, and Nagarajan Ranganathan. "Design of a reversible floating-point adder architecture." In Nano technology (IEEE-NANO), 2011 11th IEEE Conference on, pp. 451-456. IEEE, 2011. [7] Alaghemand, Fatemeh, and Majid Haghparast. "Designing and Improvement of a New Reversible Floating Point Adder." (2015)’
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 04 | Apr 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 3416 [8] Kahan, William."IEEEstandard754forbinaryfloating- point arithmetic."Lecture Notes on the Status of IEEE 754.94720-1776 (1996):11. [9] Ykuntam, Yamini Devi, MV Nageswara Rao, and G. R. Locharla. "Design of 32-bit Carry Select Adder with Reduced Area." International Journal of Computer Applications 75.2(2013). [10] Quinnell, Eric, Earl E. Swartzlander Jr, and Carl Lemonds. "Floating-point fused multiply-add architectures." Signals, Systems and Computers, 2007 ACSSC 2007. Conference Record of the Forty-First Asilomar Conference on. IEEE, 2007 [11] F. Conti, D. Rossi, A. Pullini, I. Loi, and L. Benini, “Energy-efficient vision on the PULP platform forultra- low power parallel computing,” in Signal Processing Systems (SiPS), 2014 IEEE Workshop on, Oct2014. [12] V. Camus, J. Schlachter, and C. Enz, “Energy-efficient in exact speculative adder with high performance and accuracy control,” in Circuits and Systems (ISCAS), 2015 IEEE International Symposium on, May2015. [13] Naresh Grover, M.K.Soni Design of FPGA based 32- bit Floating Point Arithmetic Unit and verification of its VHDL code using MATLAB I.J. Information Engineering and Electronic Business, 2014, 1, 1-14 Published Online February 2014 in MECS [14] Syed M. Qasim, Ahmed A. Telba and Abdulhameed Y. AlMazroo FPGA Design and Implementation of Matrix Multiplier Architectures for Image and Signal Processing Applications IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.2, February 2010.
Download now