SlideShare a Scribd company logo
1 of 15
IO Methods
By- Priyam Pandey
IO Methods
Indirect Method Direct Method/ DMA
Memory IO Mapped IO
Mapped
IO Burst Mode Non Burst Mode
Cycle Transparent
stealing Mode
mode
Indirect Methods
• The method that is used to transfer
information between internal storage and
external I/O devices under the supervision of
microprocessor is called as indirect methods.
• These methods have 2 modes –
1. Memory Mapped IO
2. IO Mapped IO
Memory mapped I/O
• Memory mapped I/O is a way to exchange data
and instructions between a CPU and peripheral
devices attached to it.
• Memory mapped IO is one where the processor
and the IO device share the same memory
location(memory),i.e., there is no separate space
for IO.
• Some space gets wasted and due to this addressing
capability becomes less.
• Port numbers are stored in memory area.
Memory mapped I/O
• Polled IO, as here the processor goes to each
device connected to it and check every port
which leads to unnecessary activity checking
in background.
• Its implementation is simple.
IO mapped IO
• IO mapped IO is one where the processor and
the IO device have different memory located
to each other.
• Interrupt driven, here interrupt occurs and
processor looks at each device to see which
device needs service and according to priority
it services them.
Direct Methods / DMA
• Stands for "Direct Memory Access." DMA is a
method of transferring data from the
computer's RAM to another part of the
computer without the supervision of
microprocessor.
• The DMA transfers the data in following
modes:
1. Burst Mode
2. Non Burst Mode
Steps for DMA Transfer
• When a transfer from I/O device to the memory
has to be made the device sends a signal to DMA
Controller through control bus.
• DMA controller sends a signal to processor
requesting for the bus called as Bus Request
Signal.
• After receiving the BR signal, processor grants the
bus to the controller by raising the bus grant
signal.
• After BG signal is received by the DMA controller,
it sends an IO acknowledge signal to the device
that generated the request.
• Data is transferred.
• After the data transfer DMA controller sends a
signal to processor. The signal tells the
processor that the device activity is over and it
should take the access of buses back.
• The DMA transfers the data in following modes:
1. Burst Mode - : In this mode DMA handover the
buses to CPU only after completion of whole
data transfer. Meanwhile, if the CPU requires
the bus it has to stay ideal and wait for data
transfer.
2. Non Burst Mode – There are 2 modes in non
burst mode –
a) Cycle Stealing Mode
b) Transparent / Memory Shared Mode
• Cycle Stealing Mode - In this mode, DMA gives
control of buses to CPU after transfer of every
byte. It continuously issues a request for bus
control, makes the transfer of one byte and
returns the bus. By this CPU doesn’t have to
wait for a long time if it needs a bus for higher
priority task.
• Transparent / Memory Shared Mode: Here,
DMA transfers data only when CPU is executing
the instruction which does not require the use
of buses. It is also the most efficient mode in
terms of overall system performance

More Related Content

What's hot

Report in SAD
Report in SADReport in SAD
Report in SAD
jesseledm
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
César de Souza
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
neclinux
 

What's hot (20)

Unit 4-lecte3-io interface
Unit 4-lecte3-io interfaceUnit 4-lecte3-io interface
Unit 4-lecte3-io interface
 
Report in SAD
Report in SADReport in SAD
Report in SAD
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
 
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architectureInput output in computer Orgranization and architecture
Input output in computer Orgranization and architecture
 
Input output accessing
Input output accessingInput output accessing
Input output accessing
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
 
Modes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationModes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output Organization
 
Lecture 20
Lecture 20Lecture 20
Lecture 20
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
 
Modes of transfer
Modes of transferModes of transfer
Modes of transfer
 
Arduino
Arduino Arduino
Arduino
 
Cpu and its execution statements
Cpu and its execution statementsCpu and its execution statements
Cpu and its execution statements
 
Unit 4-input-output organization
Unit 4-input-output organizationUnit 4-input-output organization
Unit 4-input-output organization
 
15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
 
computer Unit 3
computer Unit 3computer Unit 3
computer Unit 3
 
Control unit
Control  unitControl  unit
Control unit
 
Unit 2
Unit 2Unit 2
Unit 2
 
Introduction to microcontrollers
Introduction to microcontrollersIntroduction to microcontrollers
Introduction to microcontrollers
 

Similar to IO methods

Input Output Operations
Input Output OperationsInput Output Operations
Input Output Operations
kdisthere
 
Hardware I/O organization
Hardware  I/O organization Hardware  I/O organization
Hardware I/O organization
faria_khan
 

Similar to IO methods (20)

Input - output organzation
Input - output organzationInput - output organzation
Input - output organzation
 
A transfer from I/O device to memory requires the execution of several instru...
A transfer from I/O device to memory requires the execution of several instru...A transfer from I/O device to memory requires the execution of several instru...
A transfer from I/O device to memory requires the execution of several instru...
 
DMA Controller Presentation
DMA Controller PresentationDMA Controller Presentation
DMA Controller Presentation
 
Input Output Operations
Input Output OperationsInput Output Operations
Input Output Operations
 
Ca 2 note mano
Ca 2 note manoCa 2 note mano
Ca 2 note mano
 
Data transfer techniques 8085
Data transfer techniques 8085Data transfer techniques 8085
Data transfer techniques 8085
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
 
computer system structure
computer system structurecomputer system structure
computer system structure
 
Lecture 9.pptx
Lecture 9.pptxLecture 9.pptx
Lecture 9.pptx
 
Data transfer scheme
Data transfer schemeData transfer scheme
Data transfer scheme
 
I/O Organization
I/O OrganizationI/O Organization
I/O Organization
 
Data transfer system
Data transfer systemData transfer system
Data transfer system
 
DMA operation
DMA operationDMA operation
DMA operation
 
Unit3 input
Unit3 inputUnit3 input
Unit3 input
 
Data Manipulation
Data ManipulationData Manipulation
Data Manipulation
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
Input_Output_Organization.pptx
Input_Output_Organization.pptxInput_Output_Organization.pptx
Input_Output_Organization.pptx
 
CA-Lec21-Mano-IO.pptx
CA-Lec21-Mano-IO.pptxCA-Lec21-Mano-IO.pptx
CA-Lec21-Mano-IO.pptx
 
Hardware I/O organization
Hardware  I/O organization Hardware  I/O organization
Hardware I/O organization
 
MICROPROCESSOR INPUT OUTPUT OPERATIONS
MICROPROCESSOR INPUT OUTPUT OPERATIONSMICROPROCESSOR INPUT OUTPUT OPERATIONS
MICROPROCESSOR INPUT OUTPUT OPERATIONS
 

Recently uploaded

scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
HenryBriggs2
 
INTERRUPT CONTROLLER 8259 MICROPROCESSOR
INTERRUPT CONTROLLER 8259 MICROPROCESSORINTERRUPT CONTROLLER 8259 MICROPROCESSOR
INTERRUPT CONTROLLER 8259 MICROPROCESSOR
TanishkaHira1
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
AldoGarca30
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
Neometrix_Engineering_Pvt_Ltd
 

Recently uploaded (20)

Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
Databricks Generative AI Fundamentals .pdf
Databricks Generative AI Fundamentals  .pdfDatabricks Generative AI Fundamentals  .pdf
Databricks Generative AI Fundamentals .pdf
 
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
 
Worksharing and 3D Modeling with Revit.pptx
Worksharing and 3D Modeling with Revit.pptxWorksharing and 3D Modeling with Revit.pptx
Worksharing and 3D Modeling with Revit.pptx
 
Basic Electronics for diploma students as per technical education Kerala Syll...
Basic Electronics for diploma students as per technical education Kerala Syll...Basic Electronics for diploma students as per technical education Kerala Syll...
Basic Electronics for diploma students as per technical education Kerala Syll...
 
Electromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptxElectromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptx
 
Fundamentals of Internet of Things (IoT) Part-2
Fundamentals of Internet of Things (IoT) Part-2Fundamentals of Internet of Things (IoT) Part-2
Fundamentals of Internet of Things (IoT) Part-2
 
Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
Compressing and Sparsifying LLM in GenAI Applications
Compressing and Sparsifying LLM in GenAI ApplicationsCompressing and Sparsifying LLM in GenAI Applications
Compressing and Sparsifying LLM in GenAI Applications
 
Ground Improvement Technique: Earth Reinforcement
Ground Improvement Technique: Earth ReinforcementGround Improvement Technique: Earth Reinforcement
Ground Improvement Technique: Earth Reinforcement
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdf
 
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
 
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdflitvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
 
INTERRUPT CONTROLLER 8259 MICROPROCESSOR
INTERRUPT CONTROLLER 8259 MICROPROCESSORINTERRUPT CONTROLLER 8259 MICROPROCESSOR
INTERRUPT CONTROLLER 8259 MICROPROCESSOR
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxHOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
 

IO methods

  • 2. IO Methods Indirect Method Direct Method/ DMA Memory IO Mapped IO Mapped IO Burst Mode Non Burst Mode Cycle Transparent stealing Mode mode
  • 3. Indirect Methods • The method that is used to transfer information between internal storage and external I/O devices under the supervision of microprocessor is called as indirect methods. • These methods have 2 modes – 1. Memory Mapped IO 2. IO Mapped IO
  • 4. Memory mapped I/O • Memory mapped I/O is a way to exchange data and instructions between a CPU and peripheral devices attached to it. • Memory mapped IO is one where the processor and the IO device share the same memory location(memory),i.e., there is no separate space for IO. • Some space gets wasted and due to this addressing capability becomes less. • Port numbers are stored in memory area.
  • 5. Memory mapped I/O • Polled IO, as here the processor goes to each device connected to it and check every port which leads to unnecessary activity checking in background. • Its implementation is simple.
  • 6.
  • 7. IO mapped IO • IO mapped IO is one where the processor and the IO device have different memory located to each other. • Interrupt driven, here interrupt occurs and processor looks at each device to see which device needs service and according to priority it services them.
  • 8.
  • 9. Direct Methods / DMA • Stands for "Direct Memory Access." DMA is a method of transferring data from the computer's RAM to another part of the computer without the supervision of microprocessor. • The DMA transfers the data in following modes: 1. Burst Mode 2. Non Burst Mode
  • 10.
  • 11. Steps for DMA Transfer • When a transfer from I/O device to the memory has to be made the device sends a signal to DMA Controller through control bus. • DMA controller sends a signal to processor requesting for the bus called as Bus Request Signal. • After receiving the BR signal, processor grants the bus to the controller by raising the bus grant signal. • After BG signal is received by the DMA controller, it sends an IO acknowledge signal to the device that generated the request.
  • 12. • Data is transferred. • After the data transfer DMA controller sends a signal to processor. The signal tells the processor that the device activity is over and it should take the access of buses back.
  • 13.
  • 14. • The DMA transfers the data in following modes: 1. Burst Mode - : In this mode DMA handover the buses to CPU only after completion of whole data transfer. Meanwhile, if the CPU requires the bus it has to stay ideal and wait for data transfer. 2. Non Burst Mode – There are 2 modes in non burst mode – a) Cycle Stealing Mode b) Transparent / Memory Shared Mode
  • 15. • Cycle Stealing Mode - In this mode, DMA gives control of buses to CPU after transfer of every byte. It continuously issues a request for bus control, makes the transfer of one byte and returns the bus. By this CPU doesn’t have to wait for a long time if it needs a bus for higher priority task. • Transparent / Memory Shared Mode: Here, DMA transfers data only when CPU is executing the instruction which does not require the use of buses. It is also the most efficient mode in terms of overall system performance