SlideShare a Scribd company logo
www. cuchd.in Campus : Gharuan, Mohali
Digital Electronics
SUBJECT CODE : ECT-155
Embedded Systems and Robotics Research Group
Chandigarh University
#617, Block 6
Digital Electronics ECT-155
COURSE OBJECTIVES
To understand merits of digitization.
To enable students to understand common forms of number
representation in digital electronic circuits and to be able to convert
between different representation of number systems
To impart knowledge about various digital circuits and designing of
systems.
2
Digital Electronics ECT-155
COURSE OUTCOMES
 Unit I
 Merits of digital systems, various number systems and their applications
 Unit II
 Combinational and Sequential Digital Designing and solution to basic digital
problems.
 Unit III
 Designing of sequential circuits and introduction to memory logic design
3
Digital Electronics ECT-155
SYLLABUS
UNIT - II
 Combinational Circuits: Introduction to Combinational circuit design,
half adder, full adder, BCD Adder, Half Subtractor, Full Subtractor,
Multiplexer, Demultiplexer, encoder, decoder and magnitude comparator.
 Sequential Circuits : Introduction to sequential circuits, latch & flip flop
(SR, JK, D and T), race around condition, conversion of various flip flops.
4
Digital Electronics ECT-155
DIGITAL
• Noise immune
• Flexibility
• No effect of aging on output
• Easy circuit design
• Expensive
• Deals with finite quantized levels of
signals
• Stores waveforms as bits
ANALOG
• Prone to noise
• Fixed task
• Output varies with aging and environment.
• Difficult to design
• Cheaper
• Continuous signals
• Stores signals as waveforms.
ANALOG VS DIGITAL ELECTRONICS
5
Digital Electronics ECT-155
NUMBER SYSTEM
Decimal10 (0-9)
Binary2 (0,1)
Octal8 (0-7)
Hexadecimals16(??)
Binary coded Decimal
Gray
Excess -3
6
Weighted Codes
Digital Electronics ECT-155
ALL CONVERSIONS
BINARY
{101101}
OCT
{55}
DEC
{45}
HEX
{2D}
DEC
{45}
7
RDB . RMB 𝐝𝐢 𝐛𝐢
Groups of 3
Groups of 4
Digital Electronics ECT-155
SIGNED AND UNSIGNED NUMBERS
 SIGNED BINARY REPRESENTATION
{sign} {magnitude}
1’s complement
2’s complement
Signed number = sign bit | number
8
Digital Electronics ECT-155
SUBTRACTION BY 1’s COMPLEMENT
• Add 1’s complement of Subtrahend
to Minuend
• If No carry produced
• Result is negative
• Result = 1’s complement of addition
• If carry is produced
• drop it
• add 1 to last bit
SUBTRACTION BY 2’s COMPLEMENT
• Add 2’s complement of Subtrahend
to Minuend
• If No carry produced
• Result is negative
• Result = 2’s complement of addition
• If carry is produced
• drop it
SIGNED BINARYARITHMETIC
9
Digital Electronics ECT-155
BCD & GRAY CODES
DECIMAL BINARY BCD GRAY CODE
0 0000 0000 0000
1 0001 0001 0001
2 0010 0010 0011
3 0011 0011 0010
4 0100 0100 0110
5 0101 0101 0111
6 0110 0110 0101
7 0111 0111 0100
8 1000 1000 1100
9 1001 1001 1101
10 1010 0001 0000 1111
11 1011 0001 0001 1110
12 1100 0001 0010 1010
10
Digital Electronics ECT-155
LOGIC GATES
A B NOT AND NAND OR NOR XOR XNOR
𝐴 𝐴. 𝐵 𝐴. 𝐵 𝐴 + 𝐵 𝐴 + 𝐵 𝐴 ⊕ 𝐵 𝐴 ⨁ 𝐵
0 0 1 0 1 0 1 0 1
0 1 1 0 1 1 0 1 0
1 0 0 0 1 1 0 1 0
1 1 0 1 0 1 0 0 1
11
Digital Electronics ECT-155
LAWS OF BOOLEAN ALGEBRA
Commutative Laws
A+B = B+A
AB = BA
Associative Laws
A+(B+C) = (A+B)+C
A(BC) = (AB)C
Distributive Law
A(B+C) = AB + AC
12
DeMorgan’s Theorems
 𝐗𝐘 = 𝑿 + 𝒀
 𝐗 + 𝒀 = 𝑿 𝒀
 A+0 = A
 A+1 = 1
 A . 0 = 0
 A . 1 = A
 A + A = A
 A + A = 1
 A . A = A
 A . A = 0
 A + AB = A
 A + AB = A + B
 (A+B)(A+C) = A + BC
Digital Electronics ECT-155
SUM OF PRODUCTS {SOP} FORM
 General Expression : A(B + CD)
 SOP Expression : AB + ACD
 Standard/Canonical SOP Expression :
𝑨𝑩𝑪𝑫 + 𝑨 𝑩𝑪𝑫 + 𝑨𝑩 𝑪𝑫
 A standard SOP expression is one in which all the variables in the domain
appear in each product term in the expression.
13
Digital Electronics ECT-155
PRODUCTS OF SUM {POS} FORM
 General Expression : A(B + CD)
 POS Expression : (A + B)(A + 𝐵 + C)
 Standard POS Expression : ( 𝐴 + 𝐵 + 𝐶 + 𝐷)(𝐴 + 𝐵 + 𝐶 + 𝐷)
 A standard POS expression is one in which all the variables in the domain
appear in each sum term in the expression.
14
Digital Electronics ECT-155
K-Map Simplification Process
1616
Logic that depends upon combination !
Combinational Logic
Digital Electronics ECT-155
Combinational Logic Circuits
Combinational Logic
 Logic level at the output depends upon the combination of logic levels
present at the inputs.
 No memory characteristic
 Output depends only on the current value of its inputs.
Combinational Logic Circuits
 Circuits that are made up of logic gates, that are connected together to
produce a specified output for certain specified combinations of input
variables.
17
Digital Electronics ECT-155
Combinational Circuits - Uses
Analysis
 Given a circuit, find out its function
 Function may be expressed as
 Boolean Function
 Truth Table
Design
 Given a desired function, determine its circuit
 Function may be expressed as
 Boolean Function
 Truth Table
18
Digital Electronics ECT-155
Analysis Procedure
 Boolean Expression Approach
19
Digital Electronics ECT-155
Analysis Procedure
20
Digital Electronics ECT-155
Design Procedure
Given a problem statement:
 Determine number of inputs and outputs
 Derive the truth table
 Simplify the Boolean expression for each output
 Produce the required output
Example
 Design a circuit to convert “BCD” code to “Excess-3” code.
21
Digital Electronics ECT-155
ADDERS
Adders are important in computers and also in other types of
digital systems in which numerical data are processed.
An understanding of the basic adder operation is fundamental to
the study of digital systems.
Two types of adders:
 Half Adder
 Full Adder
22
Digital Electronics ECT-155
HALF ADDER
 Rules for binary addition are:
 The half-adder accepts two binary digits on its inputs and produces
two binary digits on its outputs—a sum bit and a carry bit.
23
Digital Electronics ECT-155
HALF ADDER LOGIC
Truth Table
Expressions can be derived from
truth table as
 𝑪 𝒐𝒖𝒕 = 𝑨. 𝑩
 𝚺 = 𝑨. 𝑩 + 𝑨. 𝑩 = 𝑨⨁𝑩
Circuit Diagram
24
Digital Electronics ECT-15525
Digital Electronics ECT-155
 Using basic Gates
26
Digital Electronics ECT-155
 Using AOI (AND, OR, INVERTER)
27
Digital Electronics ECT-155
 Universal NAND Gate
28
Digital Electronics ECT-15529
Universal NOR Gate
Digital Electronics ECT-155
 Using NAND Gates
30
Digital Electronics ECT-15531
Digital Electronics ECT-155
 Using NOR Gates
32
Digital Electronics ECT-15533
Digital Electronics ECT-155
FULLADDER
 The full-adder accepts two input bits and an input carry and
generates a sum output and an output carry.
 A full-adder has an input carry while the half-adder does not.
34
Digital Electronics ECT-155
FULLADDER LOGIC
 Truth Table
 Expressions
 𝚺 = 𝑨⨁𝑩 ⨁𝑪𝒊𝒏
 𝑪 𝒐𝒖𝒕 = 𝑨. 𝑩 + 𝑨⨁𝑩 . 𝑪𝒊𝒏
35
Digital Electronics ECT-155
FULLADDER FROM HALF ADDER
36
3737
Embedded Systems and Robotics Research Group,
Chandigarh University
THANK YOU!

More Related Content

What's hot

Types of encoders and decoders with truth tables
Types of encoders and decoders with truth tablesTypes of encoders and decoders with truth tables
Types of encoders and decoders with truth tables
Abdullah khawar
 
Digital logic
Digital logicDigital logic
Digital logic
Madhu Bala
 
Dld (lab 1 & 2)
Dld (lab 1 & 2)Dld (lab 1 & 2)
Dld (lab 1 & 2)
Farwa Ansari
 
SCSVMV_DSD LAB MANUAL_KMS
SCSVMV_DSD LAB MANUAL_KMSSCSVMV_DSD LAB MANUAL_KMS
SCSVMV_DSD LAB MANUAL_KMS
Siva Kumar
 
Digital design chap 3
Digital design   chap 3Digital design   chap 3
Digital design chap 3
Mohammad Bappy
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
Jher Carlson Atasan
 
Full Custom IC Design Implementation of Priority Encoder
Full Custom IC Design Implementation of Priority EncoderFull Custom IC Design Implementation of Priority Encoder
Full Custom IC Design Implementation of Priority Encoder
BhargavKatkam
 
Decoders and encoders
Decoders and encodersDecoders and encoders
Decoders and encoderssanket1996
 
Digital Design for B.Tech. / B.Sc.
Digital Design for B.Tech. / B.Sc.Digital Design for B.Tech. / B.Sc.
Digital Design for B.Tech. / B.Sc.
PSK Research Foundation
 
Digital logic
Digital logicDigital logic
Digital logic
Md Shohel Rana
 
Assignment#7b
Assignment#7bAssignment#7b
Assignment#7b
Sunita Milind Dol
 
Assignment#1a
Assignment#1aAssignment#1a
Assignment#1a
Sunita Milind Dol
 
The decoder
The decoderThe decoder
Assignment#6
Assignment#6Assignment#6
Assignment#6
Sunita Milind Dol
 
Decoder for digital electronics
Decoder for digital electronicsDecoder for digital electronics
Decoder for digital electronicsIIT, KANPUR INDIA
 
encoder & decorder
encoder & decorderencoder & decorder
encoder & decorder
Mehedi Hasan
 
Assignment#3b
Assignment#3bAssignment#3b
Assignment#3b
Sunita Milind Dol
 
Assignment#2
Assignment#2Assignment#2
Assignment#2
Sunita Milind Dol
 
Assignment#4a
Assignment#4aAssignment#4a
Assignment#4a
Sunita Milind Dol
 

What's hot (20)

Types of encoders and decoders with truth tables
Types of encoders and decoders with truth tablesTypes of encoders and decoders with truth tables
Types of encoders and decoders with truth tables
 
Digital logic
Digital logicDigital logic
Digital logic
 
Dld (lab 1 & 2)
Dld (lab 1 & 2)Dld (lab 1 & 2)
Dld (lab 1 & 2)
 
SCSVMV_DSD LAB MANUAL_KMS
SCSVMV_DSD LAB MANUAL_KMSSCSVMV_DSD LAB MANUAL_KMS
SCSVMV_DSD LAB MANUAL_KMS
 
Digital design chap 3
Digital design   chap 3Digital design   chap 3
Digital design chap 3
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
 
Full Custom IC Design Implementation of Priority Encoder
Full Custom IC Design Implementation of Priority EncoderFull Custom IC Design Implementation of Priority Encoder
Full Custom IC Design Implementation of Priority Encoder
 
Decoders and encoders
Decoders and encodersDecoders and encoders
Decoders and encoders
 
Digital Design for B.Tech. / B.Sc.
Digital Design for B.Tech. / B.Sc.Digital Design for B.Tech. / B.Sc.
Digital Design for B.Tech. / B.Sc.
 
Digital logic
Digital logicDigital logic
Digital logic
 
Assignment#7b
Assignment#7bAssignment#7b
Assignment#7b
 
Assignment#1a
Assignment#1aAssignment#1a
Assignment#1a
 
The decoder
The decoderThe decoder
The decoder
 
Bds lab 4
Bds lab 4Bds lab 4
Bds lab 4
 
Assignment#6
Assignment#6Assignment#6
Assignment#6
 
Decoder for digital electronics
Decoder for digital electronicsDecoder for digital electronics
Decoder for digital electronics
 
encoder & decorder
encoder & decorderencoder & decorder
encoder & decorder
 
Assignment#3b
Assignment#3bAssignment#3b
Assignment#3b
 
Assignment#2
Assignment#2Assignment#2
Assignment#2
 
Assignment#4a
Assignment#4aAssignment#4a
Assignment#4a
 

Similar to Unit 2a combinational circuits

Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
swatymanoja
 
5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt
abhishekchakraborty788933
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
Abhinay Potlabathini
 
Digital electronics nandhini kusuma
Digital electronics nandhini kusumaDigital electronics nandhini kusuma
Digital electronics nandhini kusuma
kusuma11
 
Digital electronics nandhini kusuma
Digital electronics nandhini kusumaDigital electronics nandhini kusuma
Digital electronics nandhini kusuma
kusuma11
 
Combinational Circuits
Combinational CircuitsCombinational Circuits
Combinational Circuits
Dilum Bandara
 
Introduction_to_Mechatronics_Chapter5.pdf
Introduction_to_Mechatronics_Chapter5.pdfIntroduction_to_Mechatronics_Chapter5.pdf
Introduction_to_Mechatronics_Chapter5.pdf
Bereket Walle
 
Combinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptxCombinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptx
MrRRThirrunavukkaras
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational Logic
Vajira Thambawita
 
1. Introduction to Digital Concepts.pptx
1. Introduction to Digital Concepts.pptx1. Introduction to Digital Concepts.pptx
1. Introduction to Digital Concepts.pptx
NamanRawal8
 
Digital Electronics viva and interview questions-min.pdf
Digital Electronics viva and interview questions-min.pdfDigital Electronics viva and interview questions-min.pdf
Digital Electronics viva and interview questions-min.pdf
Engineering Funda
 
Digital Electronics viva and interview questions-min.pdf
Digital Electronics viva and interview questions-min.pdfDigital Electronics viva and interview questions-min.pdf
Digital Electronics viva and interview questions-min.pdf
Engineering Funda
 
Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
rickypatel151
 
Binary parallel adder, decimal adder
Binary parallel adder, decimal adderBinary parallel adder, decimal adder
Binary parallel adder, decimal adder
shahzad ali
 
Mini Project 1 - 2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...
Mini Project 1 -  2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...Mini Project 1 -  2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...
Mini Project 1 - 2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...
AIMST University
 
Combinational Ckt.pdf
Combinational Ckt.pdfCombinational Ckt.pdf
Combinational Ckt.pdf
ShivarkarSandip
 
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Jikrul Sayeed
 
DLD_Chapter_1.pdf
DLD_Chapter_1.pdfDLD_Chapter_1.pdf
DLD_Chapter_1.pdf
TamiratDejene1
 

Similar to Unit 2a combinational circuits (20)

Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
 
5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
 
Digital electronics nandhini kusuma
Digital electronics nandhini kusumaDigital electronics nandhini kusuma
Digital electronics nandhini kusuma
 
Digital electronics nandhini kusuma
Digital electronics nandhini kusumaDigital electronics nandhini kusuma
Digital electronics nandhini kusuma
 
Lecture 3
Lecture 3Lecture 3
Lecture 3
 
Chapter 6 register
Chapter 6 registerChapter 6 register
Chapter 6 register
 
Combinational Circuits
Combinational CircuitsCombinational Circuits
Combinational Circuits
 
Introduction_to_Mechatronics_Chapter5.pdf
Introduction_to_Mechatronics_Chapter5.pdfIntroduction_to_Mechatronics_Chapter5.pdf
Introduction_to_Mechatronics_Chapter5.pdf
 
Combinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptxCombinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptx
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational Logic
 
1. Introduction to Digital Concepts.pptx
1. Introduction to Digital Concepts.pptx1. Introduction to Digital Concepts.pptx
1. Introduction to Digital Concepts.pptx
 
Digital Electronics viva and interview questions-min.pdf
Digital Electronics viva and interview questions-min.pdfDigital Electronics viva and interview questions-min.pdf
Digital Electronics viva and interview questions-min.pdf
 
Digital Electronics viva and interview questions-min.pdf
Digital Electronics viva and interview questions-min.pdfDigital Electronics viva and interview questions-min.pdf
Digital Electronics viva and interview questions-min.pdf
 
Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
 
Binary parallel adder, decimal adder
Binary parallel adder, decimal adderBinary parallel adder, decimal adder
Binary parallel adder, decimal adder
 
Mini Project 1 - 2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...
Mini Project 1 -  2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...Mini Project 1 -  2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...
Mini Project 1 - 2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...
 
Combinational Ckt.pdf
Combinational Ckt.pdfCombinational Ckt.pdf
Combinational Ckt.pdf
 
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
 
DLD_Chapter_1.pdf
DLD_Chapter_1.pdfDLD_Chapter_1.pdf
DLD_Chapter_1.pdf
 

Recently uploaded

Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
WENKENLI1
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
camseq
 
digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
drwaing
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
Kamal Acharya
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Soumen Santra
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
An Approach to Detecting Writing Styles Based on Clustering Techniques
An Approach to Detecting Writing Styles Based on Clustering TechniquesAn Approach to Detecting Writing Styles Based on Clustering Techniques
An Approach to Detecting Writing Styles Based on Clustering Techniques
ambekarshweta25
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABSDESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
itech2017
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 

Recently uploaded (20)

Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
 
digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
An Approach to Detecting Writing Styles Based on Clustering Techniques
An Approach to Detecting Writing Styles Based on Clustering TechniquesAn Approach to Detecting Writing Styles Based on Clustering Techniques
An Approach to Detecting Writing Styles Based on Clustering Techniques
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABSDESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 

Unit 2a combinational circuits

  • 1. www. cuchd.in Campus : Gharuan, Mohali Digital Electronics SUBJECT CODE : ECT-155 Embedded Systems and Robotics Research Group Chandigarh University #617, Block 6
  • 2. Digital Electronics ECT-155 COURSE OBJECTIVES To understand merits of digitization. To enable students to understand common forms of number representation in digital electronic circuits and to be able to convert between different representation of number systems To impart knowledge about various digital circuits and designing of systems. 2
  • 3. Digital Electronics ECT-155 COURSE OUTCOMES  Unit I  Merits of digital systems, various number systems and their applications  Unit II  Combinational and Sequential Digital Designing and solution to basic digital problems.  Unit III  Designing of sequential circuits and introduction to memory logic design 3
  • 4. Digital Electronics ECT-155 SYLLABUS UNIT - II  Combinational Circuits: Introduction to Combinational circuit design, half adder, full adder, BCD Adder, Half Subtractor, Full Subtractor, Multiplexer, Demultiplexer, encoder, decoder and magnitude comparator.  Sequential Circuits : Introduction to sequential circuits, latch & flip flop (SR, JK, D and T), race around condition, conversion of various flip flops. 4
  • 5. Digital Electronics ECT-155 DIGITAL • Noise immune • Flexibility • No effect of aging on output • Easy circuit design • Expensive • Deals with finite quantized levels of signals • Stores waveforms as bits ANALOG • Prone to noise • Fixed task • Output varies with aging and environment. • Difficult to design • Cheaper • Continuous signals • Stores signals as waveforms. ANALOG VS DIGITAL ELECTRONICS 5
  • 6. Digital Electronics ECT-155 NUMBER SYSTEM Decimal10 (0-9) Binary2 (0,1) Octal8 (0-7) Hexadecimals16(??) Binary coded Decimal Gray Excess -3 6 Weighted Codes
  • 7. Digital Electronics ECT-155 ALL CONVERSIONS BINARY {101101} OCT {55} DEC {45} HEX {2D} DEC {45} 7 RDB . RMB 𝐝𝐢 𝐛𝐢 Groups of 3 Groups of 4
  • 8. Digital Electronics ECT-155 SIGNED AND UNSIGNED NUMBERS  SIGNED BINARY REPRESENTATION {sign} {magnitude} 1’s complement 2’s complement Signed number = sign bit | number 8
  • 9. Digital Electronics ECT-155 SUBTRACTION BY 1’s COMPLEMENT • Add 1’s complement of Subtrahend to Minuend • If No carry produced • Result is negative • Result = 1’s complement of addition • If carry is produced • drop it • add 1 to last bit SUBTRACTION BY 2’s COMPLEMENT • Add 2’s complement of Subtrahend to Minuend • If No carry produced • Result is negative • Result = 2’s complement of addition • If carry is produced • drop it SIGNED BINARYARITHMETIC 9
  • 10. Digital Electronics ECT-155 BCD & GRAY CODES DECIMAL BINARY BCD GRAY CODE 0 0000 0000 0000 1 0001 0001 0001 2 0010 0010 0011 3 0011 0011 0010 4 0100 0100 0110 5 0101 0101 0111 6 0110 0110 0101 7 0111 0111 0100 8 1000 1000 1100 9 1001 1001 1101 10 1010 0001 0000 1111 11 1011 0001 0001 1110 12 1100 0001 0010 1010 10
  • 11. Digital Electronics ECT-155 LOGIC GATES A B NOT AND NAND OR NOR XOR XNOR 𝐴 𝐴. 𝐵 𝐴. 𝐵 𝐴 + 𝐵 𝐴 + 𝐵 𝐴 ⊕ 𝐵 𝐴 ⨁ 𝐵 0 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 0 1 0 0 0 1 1 0 1 0 1 1 0 1 0 1 0 0 1 11
  • 12. Digital Electronics ECT-155 LAWS OF BOOLEAN ALGEBRA Commutative Laws A+B = B+A AB = BA Associative Laws A+(B+C) = (A+B)+C A(BC) = (AB)C Distributive Law A(B+C) = AB + AC 12 DeMorgan’s Theorems  𝐗𝐘 = 𝑿 + 𝒀  𝐗 + 𝒀 = 𝑿 𝒀  A+0 = A  A+1 = 1  A . 0 = 0  A . 1 = A  A + A = A  A + A = 1  A . A = A  A . A = 0  A + AB = A  A + AB = A + B  (A+B)(A+C) = A + BC
  • 13. Digital Electronics ECT-155 SUM OF PRODUCTS {SOP} FORM  General Expression : A(B + CD)  SOP Expression : AB + ACD  Standard/Canonical SOP Expression : 𝑨𝑩𝑪𝑫 + 𝑨 𝑩𝑪𝑫 + 𝑨𝑩 𝑪𝑫  A standard SOP expression is one in which all the variables in the domain appear in each product term in the expression. 13
  • 14. Digital Electronics ECT-155 PRODUCTS OF SUM {POS} FORM  General Expression : A(B + CD)  POS Expression : (A + B)(A + 𝐵 + C)  Standard POS Expression : ( 𝐴 + 𝐵 + 𝐶 + 𝐷)(𝐴 + 𝐵 + 𝐶 + 𝐷)  A standard POS expression is one in which all the variables in the domain appear in each sum term in the expression. 14
  • 15. Digital Electronics ECT-155 K-Map Simplification Process
  • 16. 1616 Logic that depends upon combination ! Combinational Logic
  • 17. Digital Electronics ECT-155 Combinational Logic Circuits Combinational Logic  Logic level at the output depends upon the combination of logic levels present at the inputs.  No memory characteristic  Output depends only on the current value of its inputs. Combinational Logic Circuits  Circuits that are made up of logic gates, that are connected together to produce a specified output for certain specified combinations of input variables. 17
  • 18. Digital Electronics ECT-155 Combinational Circuits - Uses Analysis  Given a circuit, find out its function  Function may be expressed as  Boolean Function  Truth Table Design  Given a desired function, determine its circuit  Function may be expressed as  Boolean Function  Truth Table 18
  • 19. Digital Electronics ECT-155 Analysis Procedure  Boolean Expression Approach 19
  • 21. Digital Electronics ECT-155 Design Procedure Given a problem statement:  Determine number of inputs and outputs  Derive the truth table  Simplify the Boolean expression for each output  Produce the required output Example  Design a circuit to convert “BCD” code to “Excess-3” code. 21
  • 22. Digital Electronics ECT-155 ADDERS Adders are important in computers and also in other types of digital systems in which numerical data are processed. An understanding of the basic adder operation is fundamental to the study of digital systems. Two types of adders:  Half Adder  Full Adder 22
  • 23. Digital Electronics ECT-155 HALF ADDER  Rules for binary addition are:  The half-adder accepts two binary digits on its inputs and produces two binary digits on its outputs—a sum bit and a carry bit. 23
  • 24. Digital Electronics ECT-155 HALF ADDER LOGIC Truth Table Expressions can be derived from truth table as  𝑪 𝒐𝒖𝒕 = 𝑨. 𝑩  𝚺 = 𝑨. 𝑩 + 𝑨. 𝑩 = 𝑨⨁𝑩 Circuit Diagram 24
  • 26. Digital Electronics ECT-155  Using basic Gates 26
  • 27. Digital Electronics ECT-155  Using AOI (AND, OR, INVERTER) 27
  • 28. Digital Electronics ECT-155  Universal NAND Gate 28
  • 30. Digital Electronics ECT-155  Using NAND Gates 30
  • 32. Digital Electronics ECT-155  Using NOR Gates 32
  • 34. Digital Electronics ECT-155 FULLADDER  The full-adder accepts two input bits and an input carry and generates a sum output and an output carry.  A full-adder has an input carry while the half-adder does not. 34
  • 35. Digital Electronics ECT-155 FULLADDER LOGIC  Truth Table  Expressions  𝚺 = 𝑨⨁𝑩 ⨁𝑪𝒊𝒏  𝑪 𝒐𝒖𝒕 = 𝑨. 𝑩 + 𝑨⨁𝑩 . 𝑪𝒊𝒏 35
  • 37. 3737 Embedded Systems and Robotics Research Group, Chandigarh University THANK YOU!

Editor's Notes

  1. Minterms are product terms of SOP form. Where 0 indicates complement of variable