SlideShare a Scribd company logo
CHAPTER 6 : REGISTER
By:
Siti Sabariah Hj. Salihin
Electrical Engineering Department

EE 202 : DIGITAL ELECTRONICS

1
CHAPTER 202 ::DIGITAL ELECTRONICS
6 REGISTER
EE
Course Learning Outcomes, CLO
Upon completion of the course, students should be able to:
� CLO 3 : Draw logics diagrams, truth tables and timing diagrams for

all common flip flops and use these to implement sequential logic
circuits correctly.

EE 202 : DIGITAL ELECTRONICS
CHAPTER 6 : REGISTER
EE 202 : DIGITAL ELECTRONICS

Upon completion of this Chapter, students should be able to
to:
6.1 Understand the concepts and applications of registers and shift
Registers.
6.1.1 Classify the Shift Register according to the methods of data
input/output: SISO, PIPO, SIPO, PISO.
6.1.2 State the applications of Shift registers listed in 6.1.1
6.1.3 Interpret the Operation and circuit of Shift Register listed in 6.1.1
6.1.4 Interpret the Operation and application of an integrated circuits
Shift Register listed in 6.1.1
6.1.5 Explain the application of Shift Register as arithmetic circuits:
6.1.6 Explain the operations and application of Ring Counters and
Johnson Counter
Introduction – Shift Register
� Shift registers are constructed using several flipflop, connected in such a way to STORE and
TRANSFER/ Shift digital data.
� Basically, D flip-flop is used. The input data
(either ‘0’ or ‘1’) is applied to the D terminal and
the data will be stored at Q during
positive/negative-edge transition of the clock
pulse.
D Q

Q
EE 202 : DIGITAL ELECTRONICS

4
Shift Register
� One D FF is used to store 1-bit of data. Thus, the
number of flip-flops used is the same with the
number of bit stored.
� Shift register mean that the data in each FF can be
transferred/move to other FF upon edge triggering
of the clock signal.
� Four types of data movement in shift register are:� Parallel in / parallel out (PIPO)
� Serial in / serial out (SISO)
� Parallel in / serial out (PISO)
� Serial in / parallel out (SIPO)
EE 202 : DIGITAL ELECTRONICS

5
� Serial Data VS Parallel Data movement

Serial

Parallel

•Movement of N-bit data
require N number of CLK
pulses. Thus, the operation is
slow.
•Only one FF is required to be
connected at the output
terminal, thus only one wire is
required.

•Require only one CLK pulse
to transfer all N-bit of data.
Thus, operation is faster than
serial.
•Required N number of
connection to the output
terminal, which is proportional
to the number of bit. Thus, too
many connection is required.

EE 202 : DIGITAL ELECTRONICS

6
� Flip-flop configuration for PIPO register.
D3

D2

D Q3

D1

D Q2

CP

D0

D Q1

CP

D Q0

CP

CP

CLK
Q3

Q2

EE 202 : DIGITAL ELECTRONICS

Q1

Q0

7
Parallel in / parallel out (PIPO)
PIPO data movement.
CLK
D3

0

1

1

1

1

D2

0

1

0

1

0

D1

1

1

1

0

1

D0

0

0

1

0

0

Q3

0

1

0

Q2

0

0

1

1

1

0

0

Q1
Q0

0

0

8
� Flip-flop connection for SISO.

1st CLK

DIN
CLK

D Q0

2nd CLK

D Q1

3rd CLK

4th CLK

D Q2

D Q3

CP

CP

CP

CP

FF0

FF1

FF2

FF3

EE 202 : DIGITAL ELECTRONICS

9
Serial in / serial out (SISO)
SISO data movement. Binary data 10111 is transferred!
1st

2nd

3rd

4th

5th

CLK
DATA-IN

1

0

1

1

1

Q0
Q1

Q2

Q3

10
Flip-flop connection for PISO
SHIFT/LOADD0

D1

D2

D3

Serial
data
out

D Q0
CLK

D Q1

D Q2

D Q3

CP

CP

CP

CP

FF0

FF1

FF2

FF3
11
Parallel in / serial out (PISO)
� PISO data movement.
CLK
D0

0

0

1

1

1

D1

0

1

0

1

0

D2

1

1

1

0

1

D3

1

0

0

1

1

SHIFT/
LOAD
Q3

0

1

1

0

0

1
12
Integrated circuits Shift Register

Chips for shift registers
� 74164 is a 8-bit SIPO shift register

A
B
CLR

74164

CLK

Q0 Q 1 Q 2 Q3 Q 4 Q5 Q6 Q 7

EE 202 : DIGITAL ELECTRONICS

13
Integrated circuits Shift Register

Chips for shift registers
� 74165 is a 8-bit PISO register
D0 D1 D2 D3 D4 D5 D6 D7

SH/LD
SER
CLK INH

Q7
74165

Q7

CLK

EE 202 : DIGITAL ELECTRONICS

14
Integrated circuits Shift Register

Chips for shift registers
� 74195 can be used as a 4-bit PIPO register
D0 D1 D2 D3

J
K
SH/LD

74195

CLR
CLK

Q0 Q 1 Q 2 Q 3
EE 202 : DIGITAL ELECTRONICS

15
Shift Register as arithmetic circuits:
� Shift Register as Divider 2 circuits

Example :
14 = 1 1 1 0
7 =0111
3.5= 3 = 00 1 1
1.5 = 1 = 0 0 0 1
Notes : Shift to RIGHT as divider 2.

EE 202 : DIGITAL ELECTRONICS
Shift Register as arithmetic circuits:
� Shift Register as Multiplier 2 circuits

Example :
8
16
32
64

= 1100
= 10000
= 100000
= 1000000

Notes : Shift to LEFT as Multiplier 2.

EE 202 : DIGITAL ELECTRONICS
Shift Register Counters
� A shift register counter is a shift register whose
output being fed back (connected back) to the
serial input. This shift register would count the
state in a unique sequence!
� Two types of shift register counter:� The ring counter
� The Johnson counter

EE 202 : DIGITAL ELECTRONICS

18
Ring Counter (continue)
�Ring counters are used to
construct “One-Hot”
counters
�It can be constructed for any
desired MOD number
�A MOD-N ring counter uses
N flip-flops connected in the
arrangement as shown in fig.
a)
�In general ring-counter will
require more flip-flops than a
binary counter for the same
MOD number
EE 202 : DIGITAL ELECTRONICS

19
Ring Counter
Q3

Q2

Q1

EE 202 : DIGITAL ELECTRONICS

Q0

20
Ring Counter (continue)

EE 202 : DIGITAL ELECTRONICS

21
Ring Counter (continue)
0

0

0

1

1

0

0

0

0

1

0

0

0

0

1

0

EE 202 : DIGITAL ELECTRONICS

22
Ring Counter (continue)
� Exercise: Draw a 3 Bit Ring Counter Circuit with

initial input

010 . show a True Table until 8 clock

pulse/number sequence and draw the output waveform.
� Answer:

Discuss with Your lecturer

EE 202 : DIGITAL ELECTRONICS

23
Johnson Counter
Or Twisted-ring counter

�Johnson counter constructed exactly like a normal ring counter
except that the inverted output of the last flip-flop is fed back to
first flip-flop

EE 202 : DIGITAL ELECTRONICS

24
Johnson Counter
(Continue)

EE 202 : DIGITAL ELECTRONICS

25
Johnson Counter
(Continue)

0

1

1

1

0

0

1

1

C 0

0

0

1

A

B

EE 202 : DIGITAL ELECTRONICS

26
REFERENCES:
1. "Digital Systems Principles And Application"
Sixth Editon, Ronald J. Tocci.
2. "Digital Systems Fundamentals"
P.W Chandana Prasad, Lau Siong Hoe,
Dr. Ashutosh Kumar Singh, Muhammad Suryanata.

Download Tutorials Chapter 6: Register
@ CIDOS
http://www.cidos.edu.my
http://www.sabariahsalihin.com
EE 202 : DIGITAL ELECTRONICS

28

More Related Content

What's hot

Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
Dhwanil Champaneria
 
latches
 latches latches
latches
Unsa Shakir
 
Counters
CountersCounters
Counters
Abhilash Nair
 
Synchronous counters
Synchronous countersSynchronous counters
Synchronous countersLee Diaz
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
Unsa Shakir
 
Digital Electronics - Counters
Digital Electronics - CountersDigital Electronics - Counters
Digital Electronics - Counters
Jayakrishnan J
 
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
ISMT College
 
Race around and master slave flip flop
Race around and master slave flip flopRace around and master slave flip flop
Race around and master slave flip flop
Shubham Singh
 
Flipflop
FlipflopFlipflop
Flipflop
sohamdodia27
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
Unsa Shakir
 
carry look ahead adder
carry look ahead addercarry look ahead adder
carry look ahead adder
ASHISH MANI
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
Ramasubbu .P
 
Conversion of flip flop
Conversion of flip flopConversion of flip flop
Conversion of flip flop
vishalgohel12195
 
multiplexers and demultiplexers
 multiplexers and demultiplexers multiplexers and demultiplexers
multiplexers and demultiplexers
Unsa Shakir
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
Paresh Parmar
 
Decoders
DecodersDecoders
DecodersRe Man
 
Synchronous Counter
Synchronous Counter Synchronous Counter
Synchronous Counter
Akhilesh Kushwaha
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
Abhinay Potlabathini
 
Sequential circuits in digital logic design
Sequential circuits in digital logic designSequential circuits in digital logic design
Sequential circuits in digital logic design
Nallapati Anindra
 

What's hot (20)

Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
latches
 latches latches
latches
 
Counters
CountersCounters
Counters
 
Synchronous counters
Synchronous countersSynchronous counters
Synchronous counters
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
 
Digital Electronics - Counters
Digital Electronics - CountersDigital Electronics - Counters
Digital Electronics - Counters
 
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
 
Race around and master slave flip flop
Race around and master slave flip flopRace around and master slave flip flop
Race around and master slave flip flop
 
Flipflop
FlipflopFlipflop
Flipflop
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
 
carry look ahead adder
carry look ahead addercarry look ahead adder
carry look ahead adder
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
 
Conversion of flip flop
Conversion of flip flopConversion of flip flop
Conversion of flip flop
 
multiplexers and demultiplexers
 multiplexers and demultiplexers multiplexers and demultiplexers
multiplexers and demultiplexers
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
Decoders
DecodersDecoders
Decoders
 
Synchronous Counter
Synchronous Counter Synchronous Counter
Synchronous Counter
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
 
Sequential circuits in digital logic design
Sequential circuits in digital logic designSequential circuits in digital logic design
Sequential circuits in digital logic design
 

Similar to Chapter 6 register

Dee2034 chapter 6 register
Dee2034 chapter 6 registerDee2034 chapter 6 register
Dee2034 chapter 6 register
SITI SABARIAH SALIHIN
 
Dee2034 chapter 5 counter
Dee2034 chapter 5 counterDee2034 chapter 5 counter
Dee2034 chapter 5 counter
SITI SABARIAH SALIHIN
 
K010137378
K010137378K010137378
K010137378
IOSR Journals
 
Design, Construction and Operation of a 4-Bit Counting Circuit
Design, Construction and Operation of a 4-Bit Counting CircuitDesign, Construction and Operation of a 4-Bit Counting Circuit
Design, Construction and Operation of a 4-Bit Counting Circuit
IOSR Journals
 
Interfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdfInterfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdf
ragupathi90
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
NimeshSingh27
 
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence CounterLab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
Katrina Little
 
digitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfdigitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdf
satyamsinha37
 
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLERDIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
Chirag Lakhani
 
Microprocessorlabmanual ee0310
Microprocessorlabmanual ee0310Microprocessorlabmanual ee0310
Microprocessorlabmanual ee0310
DHEERAJ DHAKAR
 
ADC and DAC interfacing.pdf
ADC and DAC interfacing.pdfADC and DAC interfacing.pdf
ADC and DAC interfacing.pdf
VikasMahor3
 
IMPLEMENTING A DIGITAL MULTIMETER
IMPLEMENTING A DIGITAL MULTIMETERIMPLEMENTING A DIGITAL MULTIMETER
IMPLEMENTING A DIGITAL MULTIMETER
Vijay Elavunkal
 
Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
rickypatel151
 
Digital stop watch
Digital stop watchDigital stop watch
Digital stop watch
Sai Malleswar
 
Analog to Digital Converters
Analog to Digital ConvertersAnalog to Digital Converters
Analog to Digital Converters
Amitabh Shukla
 
Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)Chintan Patel
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I Counters
Arti Parab Academics
 

Similar to Chapter 6 register (20)

Dee2034 chapter 6 register
Dee2034 chapter 6 registerDee2034 chapter 6 register
Dee2034 chapter 6 register
 
Dee2034 chapter 5 counter
Dee2034 chapter 5 counterDee2034 chapter 5 counter
Dee2034 chapter 5 counter
 
Chapter 5 counter
Chapter 5 counterChapter 5 counter
Chapter 5 counter
 
Chapter 5 counter1
Chapter 5 counter1Chapter 5 counter1
Chapter 5 counter1
 
K010137378
K010137378K010137378
K010137378
 
Design, Construction and Operation of a 4-Bit Counting Circuit
Design, Construction and Operation of a 4-Bit Counting CircuitDesign, Construction and Operation of a 4-Bit Counting Circuit
Design, Construction and Operation of a 4-Bit Counting Circuit
 
Interfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdfInterfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdf
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
 
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence CounterLab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
 
digitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfdigitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdf
 
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLERDIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
 
Microprocessorlabmanual ee0310
Microprocessorlabmanual ee0310Microprocessorlabmanual ee0310
Microprocessorlabmanual ee0310
 
ADC and DAC interfacing.pdf
ADC and DAC interfacing.pdfADC and DAC interfacing.pdf
ADC and DAC interfacing.pdf
 
IMPLEMENTING A DIGITAL MULTIMETER
IMPLEMENTING A DIGITAL MULTIMETERIMPLEMENTING A DIGITAL MULTIMETER
IMPLEMENTING A DIGITAL MULTIMETER
 
Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
 
Digital stop watch
Digital stop watchDigital stop watch
Digital stop watch
 
Analog to Digital Converters
Analog to Digital ConvertersAnalog to Digital Converters
Analog to Digital Converters
 
project 3 full report
project 3 full reportproject 3 full report
project 3 full report
 
Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I Counters
 

Recently uploaded

TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
Jisc
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
Jheel Barad
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
BhavyaRajput3
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
Peter Windle
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
RaedMohamed3
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
JosvitaDsouza2
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
Celine George
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
Jean Carlos Nunes Paixão
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
MIRIAMSALINAS13
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
Pavel ( NSTU)
 

Recently uploaded (20)

TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
 

Chapter 6 register

  • 1. CHAPTER 6 : REGISTER By: Siti Sabariah Hj. Salihin Electrical Engineering Department EE 202 : DIGITAL ELECTRONICS 1
  • 2. CHAPTER 202 ::DIGITAL ELECTRONICS 6 REGISTER EE Course Learning Outcomes, CLO Upon completion of the course, students should be able to: � CLO 3 : Draw logics diagrams, truth tables and timing diagrams for all common flip flops and use these to implement sequential logic circuits correctly. EE 202 : DIGITAL ELECTRONICS
  • 3. CHAPTER 6 : REGISTER EE 202 : DIGITAL ELECTRONICS Upon completion of this Chapter, students should be able to to: 6.1 Understand the concepts and applications of registers and shift Registers. 6.1.1 Classify the Shift Register according to the methods of data input/output: SISO, PIPO, SIPO, PISO. 6.1.2 State the applications of Shift registers listed in 6.1.1 6.1.3 Interpret the Operation and circuit of Shift Register listed in 6.1.1 6.1.4 Interpret the Operation and application of an integrated circuits Shift Register listed in 6.1.1 6.1.5 Explain the application of Shift Register as arithmetic circuits: 6.1.6 Explain the operations and application of Ring Counters and Johnson Counter
  • 4. Introduction – Shift Register � Shift registers are constructed using several flipflop, connected in such a way to STORE and TRANSFER/ Shift digital data. � Basically, D flip-flop is used. The input data (either ‘0’ or ‘1’) is applied to the D terminal and the data will be stored at Q during positive/negative-edge transition of the clock pulse. D Q Q EE 202 : DIGITAL ELECTRONICS 4
  • 5. Shift Register � One D FF is used to store 1-bit of data. Thus, the number of flip-flops used is the same with the number of bit stored. � Shift register mean that the data in each FF can be transferred/move to other FF upon edge triggering of the clock signal. � Four types of data movement in shift register are:� Parallel in / parallel out (PIPO) � Serial in / serial out (SISO) � Parallel in / serial out (PISO) � Serial in / parallel out (SIPO) EE 202 : DIGITAL ELECTRONICS 5
  • 6. � Serial Data VS Parallel Data movement Serial Parallel •Movement of N-bit data require N number of CLK pulses. Thus, the operation is slow. •Only one FF is required to be connected at the output terminal, thus only one wire is required. •Require only one CLK pulse to transfer all N-bit of data. Thus, operation is faster than serial. •Required N number of connection to the output terminal, which is proportional to the number of bit. Thus, too many connection is required. EE 202 : DIGITAL ELECTRONICS 6
  • 7. � Flip-flop configuration for PIPO register. D3 D2 D Q3 D1 D Q2 CP D0 D Q1 CP D Q0 CP CP CLK Q3 Q2 EE 202 : DIGITAL ELECTRONICS Q1 Q0 7
  • 8. Parallel in / parallel out (PIPO) PIPO data movement. CLK D3 0 1 1 1 1 D2 0 1 0 1 0 D1 1 1 1 0 1 D0 0 0 1 0 0 Q3 0 1 0 Q2 0 0 1 1 1 0 0 Q1 Q0 0 0 8
  • 9. � Flip-flop connection for SISO. 1st CLK DIN CLK D Q0 2nd CLK D Q1 3rd CLK 4th CLK D Q2 D Q3 CP CP CP CP FF0 FF1 FF2 FF3 EE 202 : DIGITAL ELECTRONICS 9
  • 10. Serial in / serial out (SISO) SISO data movement. Binary data 10111 is transferred! 1st 2nd 3rd 4th 5th CLK DATA-IN 1 0 1 1 1 Q0 Q1 Q2 Q3 10
  • 11. Flip-flop connection for PISO SHIFT/LOADD0 D1 D2 D3 Serial data out D Q0 CLK D Q1 D Q2 D Q3 CP CP CP CP FF0 FF1 FF2 FF3 11
  • 12. Parallel in / serial out (PISO) � PISO data movement. CLK D0 0 0 1 1 1 D1 0 1 0 1 0 D2 1 1 1 0 1 D3 1 0 0 1 1 SHIFT/ LOAD Q3 0 1 1 0 0 1 12
  • 13. Integrated circuits Shift Register Chips for shift registers � 74164 is a 8-bit SIPO shift register A B CLR 74164 CLK Q0 Q 1 Q 2 Q3 Q 4 Q5 Q6 Q 7 EE 202 : DIGITAL ELECTRONICS 13
  • 14. Integrated circuits Shift Register Chips for shift registers � 74165 is a 8-bit PISO register D0 D1 D2 D3 D4 D5 D6 D7 SH/LD SER CLK INH Q7 74165 Q7 CLK EE 202 : DIGITAL ELECTRONICS 14
  • 15. Integrated circuits Shift Register Chips for shift registers � 74195 can be used as a 4-bit PIPO register D0 D1 D2 D3 J K SH/LD 74195 CLR CLK Q0 Q 1 Q 2 Q 3 EE 202 : DIGITAL ELECTRONICS 15
  • 16. Shift Register as arithmetic circuits: � Shift Register as Divider 2 circuits Example : 14 = 1 1 1 0 7 =0111 3.5= 3 = 00 1 1 1.5 = 1 = 0 0 0 1 Notes : Shift to RIGHT as divider 2. EE 202 : DIGITAL ELECTRONICS
  • 17. Shift Register as arithmetic circuits: � Shift Register as Multiplier 2 circuits Example : 8 16 32 64 = 1100 = 10000 = 100000 = 1000000 Notes : Shift to LEFT as Multiplier 2. EE 202 : DIGITAL ELECTRONICS
  • 18. Shift Register Counters � A shift register counter is a shift register whose output being fed back (connected back) to the serial input. This shift register would count the state in a unique sequence! � Two types of shift register counter:� The ring counter � The Johnson counter EE 202 : DIGITAL ELECTRONICS 18
  • 19. Ring Counter (continue) �Ring counters are used to construct “One-Hot” counters �It can be constructed for any desired MOD number �A MOD-N ring counter uses N flip-flops connected in the arrangement as shown in fig. a) �In general ring-counter will require more flip-flops than a binary counter for the same MOD number EE 202 : DIGITAL ELECTRONICS 19
  • 20. Ring Counter Q3 Q2 Q1 EE 202 : DIGITAL ELECTRONICS Q0 20
  • 21. Ring Counter (continue) EE 202 : DIGITAL ELECTRONICS 21
  • 23. Ring Counter (continue) � Exercise: Draw a 3 Bit Ring Counter Circuit with initial input 010 . show a True Table until 8 clock pulse/number sequence and draw the output waveform. � Answer: Discuss with Your lecturer EE 202 : DIGITAL ELECTRONICS 23
  • 24. Johnson Counter Or Twisted-ring counter �Johnson counter constructed exactly like a normal ring counter except that the inverted output of the last flip-flop is fed back to first flip-flop EE 202 : DIGITAL ELECTRONICS 24
  • 25. Johnson Counter (Continue) EE 202 : DIGITAL ELECTRONICS 25
  • 27. REFERENCES: 1. "Digital Systems Principles And Application" Sixth Editon, Ronald J. Tocci. 2. "Digital Systems Fundamentals" P.W Chandana Prasad, Lau Siong Hoe, Dr. Ashutosh Kumar Singh, Muhammad Suryanata. Download Tutorials Chapter 6: Register @ CIDOS http://www.cidos.edu.my http://www.sabariahsalihin.com
  • 28. EE 202 : DIGITAL ELECTRONICS 28