SlideShare a Scribd company logo
1 of 18
METASTABILITY
,MTBF, SYNCHRONIZER &
SYNCHRONIZER FAILURE
PRESENTED BY : SUNIL KUMAR (IMI2012001)
: VERSHA VARSHNEY(IMI2012010)
: VIBHOR GUPTA (IMI2012020)
CONTENTS
 1. INTRODUCTION
 2. CASES OF METASTABILITY
 3. ILLUSTRATION OF METASTABILITY
 4. ENTERING METASTABILITY
 5. DURING METASTABILITY
 6. INTRODUCTION TO MTBF
 7. DERIVATION OF MTBF
 8. REFERENCES
WHAT IS METASTABILTY
 Whenever there are setup and hold time
violations in any flip-flop, it enters in a state
where its output is unpredictable
 At the end of metastable state, the flip-flop
settles down to either '1' or '0'.
 CASES OF METASTABILITY
• FOR SYNCHRONOUS SYSTEM-
When skew is present
• FOR ASYNCHRONOUS SYSEM-
Whenever setup and hold time violation occurs.
ILLUSTRATION OF METASTABILITY
ENTERING METASTABILITY
Fig:2.Flip –Flops, with four gate delays from D to Q.
GRAPH B/W INPUT VOLTAGE AND TIME
Figure 2 :Charts show multiple inputs D, internal clock (CLK2) and
multiple corresponding outputs Q (voltage vs. time). The input edge is
moved in steps of 100ps, 1ps and 0.1fs in the top, middle and bottom
 From the graph if we increase the
frequency of input signal then the
probability of system to move in
metastability will increase
 period of metastability also increased
DURING METASTABILITY
Fig.3 Analog model of a metastable latch
•The Analog model result in two first-
order differential equations that can be
combined into one, as follows:-
INTRODUCTION TO MTBF
 MTBF is Mean time between failure
 It gives us information on how often a particular
element will fail.
 It gives the average time interval between two
successive failures.
EQUATION OF MTBF
 The MTBF equation is
MTBF =
Where:
S = synchronization period
Tw, = flip-flop characteristic constants
FC= clock frequency
FD = average input rate of change
DERIVING MTBF EQUATION
 Clearly, if meta-stability starts with V=VO and
ends when V=V1, then the time to exit meta-
stability is tm:
 Probabilistic analysis shows that, given the fact that
a latch is metastable at time zero, the probability
that it will remain metastable at time t >0 is e-
t/τ, which diminishes exponentially fast.
 The probability of entering metastability, which is
the probability of D‟s having changed within the
TW window, is TW/TC =TWFC
 But D may not change every cycle; if it changes at
a rate FD, then the rate of entering metastability
becomes Rate =FDFCTW.
 P(failure) = p(enter MS) X p(time to exit >
S)
= X
Rate(failures) = X
 The inverse of the failure rate is the mean
time between failures (MTBF):
MTBF =
MTBF EXAMPLE
 Consider an ASIC designed for a 28-nm high-
performance CMOS process. We estimate t =
10 ps, TW = 20 ps and FC = 1 GHz.
 Let’s assume that data changes every 10
clock cycles at the input of our flip-flop, and
we allocate one clock cycle for resolution: S =
TC.
 Plug all these into the formula and we obtain
4 X 1029 years.
REFERENCES
 R. Ginosar, “Metastability and synchronizers:A
tutorial,” IEEE Design Test Comput., vol. 28, pp.
23–35, May 2011.
 S. Lubkin, „„Asynchronous Signals in Digital
Computers,‟‟ Mathematical Tables and Other
Aids to Computation (ACM section), vol. 6, no.
40, 1952, pp. 238-241.
 H.J.M. Veendrick, „„The Behavior of Flip-Flops
Used as Synchronizers and Prediction of Their
Failure Rate,‟‟ IEEE J. Solid-State Circuits, vol.
15, no. 2, 1980, pp. 169-176.
THANKYOU

More Related Content

What's hot

Static_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdfStatic_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdfUsha Mehta
 
Physical design
Physical design Physical design
Physical design Mantra VLSI
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...VLSI SYSTEM Design
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clockNallapati Anindra
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2SUNODH GARLAPATI
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical designDeiptii Das
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1SUNODH GARLAPATI
 
Vlsi physical design automation on partitioning
Vlsi physical design automation on partitioningVlsi physical design automation on partitioning
Vlsi physical design automation on partitioningSushil Kundu
 
Clock Tree Timing 101
Clock Tree Timing 101Clock Tree Timing 101
Clock Tree Timing 101Silicon Labs
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)shaik sharief
 
Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows Olivier Coudert
 
minimisation of crosstalk in VLSI routing
minimisation of crosstalk in VLSI routingminimisation of crosstalk in VLSI routing
minimisation of crosstalk in VLSI routingChandrajit Pal
 
Divide by N clock
Divide by N clockDivide by N clock
Divide by N clockMantra VLSI
 

What's hot (20)

Static_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdfStatic_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdf
 
Physical design
Physical design Physical design
Physical design
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clock
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
 
Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical design
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOW
 
Vlsi physical design automation on partitioning
Vlsi physical design automation on partitioningVlsi physical design automation on partitioning
Vlsi physical design automation on partitioning
 
Clock Tree Timing 101
Clock Tree Timing 101Clock Tree Timing 101
Clock Tree Timing 101
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
ZERO WIRE LOAD MODEL.pptx
ZERO WIRE LOAD MODEL.pptxZERO WIRE LOAD MODEL.pptx
ZERO WIRE LOAD MODEL.pptx
 
Clock Skew 1
Clock Skew 1Clock Skew 1
Clock Skew 1
 
Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows
 
STA vs DTA.pptx
STA vs DTA.pptxSTA vs DTA.pptx
STA vs DTA.pptx
 
minimisation of crosstalk in VLSI routing
minimisation of crosstalk in VLSI routingminimisation of crosstalk in VLSI routing
minimisation of crosstalk in VLSI routing
 
Divide by N clock
Divide by N clockDivide by N clock
Divide by N clock
 
Physical design
Physical design Physical design
Physical design
 

Viewers also liked

Basics in Maintenance
Basics in MaintenanceBasics in Maintenance
Basics in Maintenanceraghuttam
 
MTBF / MTTR - Energized Work TekTalk, Mar 2012
MTBF / MTTR - Energized Work TekTalk, Mar 2012MTBF / MTTR - Energized Work TekTalk, Mar 2012
MTBF / MTTR - Energized Work TekTalk, Mar 2012Energized Work
 
Reliability engineering chapter-2 reliability of systems
Reliability engineering chapter-2 reliability of systemsReliability engineering chapter-2 reliability of systems
Reliability engineering chapter-2 reliability of systemsCharlton Inao
 
Timing issues in digital circuits
Timing issues in digital circuitsTiming issues in digital circuits
Timing issues in digital circuitsaroosa khan
 
Unit 9 implementing the reliability strategy
Unit 9  implementing the reliability strategyUnit 9  implementing the reliability strategy
Unit 9 implementing the reliability strategyCharlton Inao
 
Asset Reliability Begins With Your Operators
Asset Reliability Begins With Your OperatorsAsset Reliability Begins With Your Operators
Asset Reliability Begins With Your OperatorsRicky Smith CMRP, CMRT
 
10 Things an Operations Supervisor can do Today to Improve Reliability
10 Things an Operations Supervisor can do Today to Improve Reliability10 Things an Operations Supervisor can do Today to Improve Reliability
10 Things an Operations Supervisor can do Today to Improve ReliabilityRicky Smith CMRP, CMRT
 
Reliability - Availability
Reliability -  AvailabilityReliability -  Availability
Reliability - AvailabilityTom Jacyszyn
 
Software Availability by Resiliency
Software Availability by ResiliencySoftware Availability by Resiliency
Software Availability by ResiliencyReza Samei
 
Draft comparison of electronic reliability prediction methodologies
Draft comparison of electronic reliability prediction methodologiesDraft comparison of electronic reliability prediction methodologies
Draft comparison of electronic reliability prediction methodologiesAccendo Reliability
 
The Seven Deadly Sins in Measuring Asset Reliability
The Seven Deadly Sins in Measuring Asset ReliabilityThe Seven Deadly Sins in Measuring Asset Reliability
The Seven Deadly Sins in Measuring Asset ReliabilityRicky Smith CMRP, CMRT
 
Tracker Lifetime Cost: MTBF, Lifetime and Other Events
Tracker Lifetime Cost: MTBF, Lifetime and Other EventsTracker Lifetime Cost: MTBF, Lifetime and Other Events
Tracker Lifetime Cost: MTBF, Lifetime and Other EventsArray Technologies, Inc.
 
Efficient Reliability Demonstration Tests - by Guangbin Yang
Efficient Reliability Demonstration Tests - by Guangbin YangEfficient Reliability Demonstration Tests - by Guangbin Yang
Efficient Reliability Demonstration Tests - by Guangbin YangASQ Reliability Division
 

Viewers also liked (20)

Metastability
MetastabilityMetastability
Metastability
 
Basics in Maintenance
Basics in MaintenanceBasics in Maintenance
Basics in Maintenance
 
MTBF / MTTR - Energized Work TekTalk, Mar 2012
MTBF / MTTR - Energized Work TekTalk, Mar 2012MTBF / MTTR - Energized Work TekTalk, Mar 2012
MTBF / MTTR - Energized Work TekTalk, Mar 2012
 
Reliability engineering chapter-2 reliability of systems
Reliability engineering chapter-2 reliability of systemsReliability engineering chapter-2 reliability of systems
Reliability engineering chapter-2 reliability of systems
 
Vlsi univ qb
Vlsi univ qbVlsi univ qb
Vlsi univ qb
 
Perils of an Old Metric: MTBF
Perils of an Old Metric: MTBFPerils of an Old Metric: MTBF
Perils of an Old Metric: MTBF
 
Timing issues in digital circuits
Timing issues in digital circuitsTiming issues in digital circuits
Timing issues in digital circuits
 
Unit 9 implementing the reliability strategy
Unit 9  implementing the reliability strategyUnit 9  implementing the reliability strategy
Unit 9 implementing the reliability strategy
 
How to measure reliability
How to measure reliabilityHow to measure reliability
How to measure reliability
 
Asset Reliability Begins With Your Operators
Asset Reliability Begins With Your OperatorsAsset Reliability Begins With Your Operators
Asset Reliability Begins With Your Operators
 
How to measure reliability 2
How to measure reliability 2How to measure reliability 2
How to measure reliability 2
 
10 Things an Operations Supervisor can do Today to Improve Reliability
10 Things an Operations Supervisor can do Today to Improve Reliability10 Things an Operations Supervisor can do Today to Improve Reliability
10 Things an Operations Supervisor can do Today to Improve Reliability
 
Reliability - Availability
Reliability -  AvailabilityReliability -  Availability
Reliability - Availability
 
Software Availability by Resiliency
Software Availability by ResiliencySoftware Availability by Resiliency
Software Availability by Resiliency
 
Draft comparison of electronic reliability prediction methodologies
Draft comparison of electronic reliability prediction methodologiesDraft comparison of electronic reliability prediction methodologies
Draft comparison of electronic reliability prediction methodologies
 
The Seven Deadly Sins in Measuring Asset Reliability
The Seven Deadly Sins in Measuring Asset ReliabilityThe Seven Deadly Sins in Measuring Asset Reliability
The Seven Deadly Sins in Measuring Asset Reliability
 
Misuses of MTBF
Misuses of MTBFMisuses of MTBF
Misuses of MTBF
 
Tracker Lifetime Cost: MTBF, Lifetime and Other Events
Tracker Lifetime Cost: MTBF, Lifetime and Other EventsTracker Lifetime Cost: MTBF, Lifetime and Other Events
Tracker Lifetime Cost: MTBF, Lifetime and Other Events
 
Efficient Reliability Demonstration Tests - by Guangbin Yang
Efficient Reliability Demonstration Tests - by Guangbin YangEfficient Reliability Demonstration Tests - by Guangbin Yang
Efficient Reliability Demonstration Tests - by Guangbin Yang
 
Overview and Basic Maintenance
Overview and Basic MaintenanceOverview and Basic Maintenance
Overview and Basic Maintenance
 

Similar to Metastability, MTBF, Synchronizer & Failure

Vlsi lab viva question with answers
Vlsi lab viva question with answersVlsi lab viva question with answers
Vlsi lab viva question with answersAyesha Ambreen
 
A Report on State MachinesTiming Behavior and Data storage in hard disk drive
A Report on State MachinesTiming Behavior and Data storage in hard disk driveA Report on State MachinesTiming Behavior and Data storage in hard disk drive
A Report on State MachinesTiming Behavior and Data storage in hard disk driveRohit Singh
 
PosterFormatRNYF(1)
PosterFormatRNYF(1)PosterFormatRNYF(1)
PosterFormatRNYF(1)Usman Khalid
 
DOCUMENT FOR SOTF PROTECTION FINAL
DOCUMENT FOR SOTF PROTECTION FINALDOCUMENT FOR SOTF PROTECTION FINAL
DOCUMENT FOR SOTF PROTECTION FINALEKANANDHAN G
 
Timing notes 2006
Timing notes 2006Timing notes 2006
Timing notes 2006pavan kumar
 
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-FlopIRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-FlopIRJET Journal
 
A multi phase decision on reliability growth with latent failure modes
A multi phase decision on reliability growth with latent failure modesA multi phase decision on reliability growth with latent failure modes
A multi phase decision on reliability growth with latent failure modesASQ Reliability Division
 
Vlsi interview questions1
Vlsi  interview questions1Vlsi  interview questions1
Vlsi interview questions1SUKESH Prathap
 
3_Overcurrent Protection.pdf
3_Overcurrent Protection.pdf3_Overcurrent Protection.pdf
3_Overcurrent Protection.pdfLiewChiaPing
 
Interrupt programming
Interrupt programming Interrupt programming
Interrupt programming vijaydeepakg
 
H13 TRANSIENT STABILITY EMERSON EDUARDO RODRIGUES.pdf
H13 TRANSIENT STABILITY  EMERSON EDUARDO RODRIGUES.pdfH13 TRANSIENT STABILITY  EMERSON EDUARDO RODRIGUES.pdf
H13 TRANSIENT STABILITY EMERSON EDUARDO RODRIGUES.pdfEMERSON EDUARDO RODRIGUES
 
Memristor-Capacitor Based Startup Circuit for Voltage Reference Generators
Memristor-Capacitor Based Startup Circuit for Voltage Reference GeneratorsMemristor-Capacitor Based Startup Circuit for Voltage Reference Generators
Memristor-Capacitor Based Startup Circuit for Voltage Reference Generatorsmangal das
 
Jack_Knutson_SNUG2003_ Copy
Jack_Knutson_SNUG2003_ CopyJack_Knutson_SNUG2003_ Copy
Jack_Knutson_SNUG2003_ CopyJack Knutson
 
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORDESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORVLSICS Design
 

Similar to Metastability, MTBF, Synchronizer & Failure (20)

Sta
StaSta
Sta
 
Vlsi lab viva question with answers
Vlsi lab viva question with answersVlsi lab viva question with answers
Vlsi lab viva question with answers
 
A Report on State MachinesTiming Behavior and Data storage in hard disk drive
A Report on State MachinesTiming Behavior and Data storage in hard disk driveA Report on State MachinesTiming Behavior and Data storage in hard disk drive
A Report on State MachinesTiming Behavior and Data storage in hard disk drive
 
PosterFormatRNYF(1)
PosterFormatRNYF(1)PosterFormatRNYF(1)
PosterFormatRNYF(1)
 
DOCUMENT FOR SOTF PROTECTION FINAL
DOCUMENT FOR SOTF PROTECTION FINALDOCUMENT FOR SOTF PROTECTION FINAL
DOCUMENT FOR SOTF PROTECTION FINAL
 
Timing notes 2006
Timing notes 2006Timing notes 2006
Timing notes 2006
 
Tlv3491 556299
Tlv3491 556299Tlv3491 556299
Tlv3491 556299
 
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-FlopIRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
 
A multi phase decision on reliability growth with latent failure modes
A multi phase decision on reliability growth with latent failure modesA multi phase decision on reliability growth with latent failure modes
A multi phase decision on reliability growth with latent failure modes
 
Vlsi interview questions1
Vlsi  interview questions1Vlsi  interview questions1
Vlsi interview questions1
 
3_Overcurrent Protection.pdf
3_Overcurrent Protection.pdf3_Overcurrent Protection.pdf
3_Overcurrent Protection.pdf
 
Interrupt programming
Interrupt programming Interrupt programming
Interrupt programming
 
Ne 555
Ne 555Ne 555
Ne 555
 
introduction to PLL.ppt
introduction to PLL.pptintroduction to PLL.ppt
introduction to PLL.ppt
 
H13 TRANSIENT STABILITY EMERSON EDUARDO RODRIGUES.pdf
H13 TRANSIENT STABILITY  EMERSON EDUARDO RODRIGUES.pdfH13 TRANSIENT STABILITY  EMERSON EDUARDO RODRIGUES.pdf
H13 TRANSIENT STABILITY EMERSON EDUARDO RODRIGUES.pdf
 
Memristor-Capacitor Based Startup Circuit for Voltage Reference Generators
Memristor-Capacitor Based Startup Circuit for Voltage Reference GeneratorsMemristor-Capacitor Based Startup Circuit for Voltage Reference Generators
Memristor-Capacitor Based Startup Circuit for Voltage Reference Generators
 
Jack_Knutson_SNUG2003_ Copy
Jack_Knutson_SNUG2003_ CopyJack_Knutson_SNUG2003_ Copy
Jack_Knutson_SNUG2003_ Copy
 
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORDESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
 
Lm555
Lm555Lm555
Lm555
 
IEEE 2004
IEEE 2004IEEE 2004
IEEE 2004
 

More from prashant singh

Mems accelerometer designing and fabrication
Mems accelerometer designing and fabricationMems accelerometer designing and fabrication
Mems accelerometer designing and fabricationprashant singh
 
Dual axis accelerometer paper 157
Dual axis accelerometer  paper 157Dual axis accelerometer  paper 157
Dual axis accelerometer paper 157prashant singh
 
Mems varactor paper 257
Mems varactor paper 257Mems varactor paper 257
Mems varactor paper 257prashant singh
 
Package fabrication technolog ynew
Package fabrication technolog ynewPackage fabrication technolog ynew
Package fabrication technolog ynewprashant singh
 
Frequency to voltage converter.final
Frequency to voltage converter.finalFrequency to voltage converter.final
Frequency to voltage converter.finalprashant singh
 
Mems mass storage syatem
Mems mass storage syatemMems mass storage syatem
Mems mass storage syatemprashant singh
 

More from prashant singh (9)

Mems accelerometer designing and fabrication
Mems accelerometer designing and fabricationMems accelerometer designing and fabrication
Mems accelerometer designing and fabrication
 
Dual axis accelerometer paper 157
Dual axis accelerometer  paper 157Dual axis accelerometer  paper 157
Dual axis accelerometer paper 157
 
Mems varactor paper 257
Mems varactor paper 257Mems varactor paper 257
Mems varactor paper 257
 
Package fabrication technolog ynew
Package fabrication technolog ynewPackage fabrication technolog ynew
Package fabrication technolog ynew
 
Mavd presentation
Mavd presentationMavd presentation
Mavd presentation
 
digital filters
digital filtersdigital filters
digital filters
 
Frequency to voltage converter.final
Frequency to voltage converter.finalFrequency to voltage converter.final
Frequency to voltage converter.final
 
Smart material
Smart materialSmart material
Smart material
 
Mems mass storage syatem
Mems mass storage syatemMems mass storage syatem
Mems mass storage syatem
 

Recently uploaded

How to convert PDF to text with Nanonets
How to convert PDF to text with NanonetsHow to convert PDF to text with Nanonets
How to convert PDF to text with Nanonetsnaman860154
 
Maximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxMaximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxOnBoard
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationRidwan Fadjar
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
 
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | DelhiFULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhisoniya singh
 
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersEnhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersThousandEyes
 
AI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsAI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsMemoori
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machinePadma Pradeep
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountPuma Security, LLC
 
SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024Scott Keck-Warren
 
Azure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAzure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAndikSusilo4
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsEnterprise Knowledge
 
Next-generation AAM aircraft unveiled by Supernal, S-A2
Next-generation AAM aircraft unveiled by Supernal, S-A2Next-generation AAM aircraft unveiled by Supernal, S-A2
Next-generation AAM aircraft unveiled by Supernal, S-A2Hyundai Motor Group
 
08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking MenDelhi Call girls
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticscarlostorres15106
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesSinan KOZAK
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreternaman860154
 
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsSnow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsHyundai Motor Group
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking MenDelhi Call girls
 

Recently uploaded (20)

How to convert PDF to text with Nanonets
How to convert PDF to text with NanonetsHow to convert PDF to text with Nanonets
How to convert PDF to text with Nanonets
 
Maximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptxMaximizing Board Effectiveness 2024 Webinar.pptx
Maximizing Board Effectiveness 2024 Webinar.pptx
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 Presentation
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
 
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | DelhiFULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
 
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersEnhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
 
AI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsAI as an Interface for Commercial Buildings
AI as an Interface for Commercial Buildings
 
The transition to renewables in India.pdf
The transition to renewables in India.pdfThe transition to renewables in India.pdf
The transition to renewables in India.pdf
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machine
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
 
SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024
 
Azure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & ApplicationAzure Monitor & Application Insight to monitor Infrastructure & Application
Azure Monitor & Application Insight to monitor Infrastructure & Application
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI Solutions
 
Next-generation AAM aircraft unveiled by Supernal, S-A2
Next-generation AAM aircraft unveiled by Supernal, S-A2Next-generation AAM aircraft unveiled by Supernal, S-A2
Next-generation AAM aircraft unveiled by Supernal, S-A2
 
08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen Frames
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreter
 
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsSnow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
 

Metastability, MTBF, Synchronizer & Failure

  • 1. METASTABILITY ,MTBF, SYNCHRONIZER & SYNCHRONIZER FAILURE PRESENTED BY : SUNIL KUMAR (IMI2012001) : VERSHA VARSHNEY(IMI2012010) : VIBHOR GUPTA (IMI2012020)
  • 2. CONTENTS  1. INTRODUCTION  2. CASES OF METASTABILITY  3. ILLUSTRATION OF METASTABILITY  4. ENTERING METASTABILITY  5. DURING METASTABILITY  6. INTRODUCTION TO MTBF  7. DERIVATION OF MTBF  8. REFERENCES
  • 3. WHAT IS METASTABILTY  Whenever there are setup and hold time violations in any flip-flop, it enters in a state where its output is unpredictable  At the end of metastable state, the flip-flop settles down to either '1' or '0'.
  • 4.  CASES OF METASTABILITY • FOR SYNCHRONOUS SYSTEM- When skew is present • FOR ASYNCHRONOUS SYSEM- Whenever setup and hold time violation occurs.
  • 6. ENTERING METASTABILITY Fig:2.Flip –Flops, with four gate delays from D to Q.
  • 7. GRAPH B/W INPUT VOLTAGE AND TIME Figure 2 :Charts show multiple inputs D, internal clock (CLK2) and multiple corresponding outputs Q (voltage vs. time). The input edge is moved in steps of 100ps, 1ps and 0.1fs in the top, middle and bottom
  • 8.  From the graph if we increase the frequency of input signal then the probability of system to move in metastability will increase  period of metastability also increased
  • 9. DURING METASTABILITY Fig.3 Analog model of a metastable latch
  • 10. •The Analog model result in two first- order differential equations that can be combined into one, as follows:-
  • 11. INTRODUCTION TO MTBF  MTBF is Mean time between failure  It gives us information on how often a particular element will fail.  It gives the average time interval between two successive failures.
  • 12. EQUATION OF MTBF  The MTBF equation is MTBF = Where: S = synchronization period Tw, = flip-flop characteristic constants FC= clock frequency FD = average input rate of change
  • 13. DERIVING MTBF EQUATION  Clearly, if meta-stability starts with V=VO and ends when V=V1, then the time to exit meta- stability is tm:
  • 14.  Probabilistic analysis shows that, given the fact that a latch is metastable at time zero, the probability that it will remain metastable at time t >0 is e- t/τ, which diminishes exponentially fast.  The probability of entering metastability, which is the probability of D‟s having changed within the TW window, is TW/TC =TWFC  But D may not change every cycle; if it changes at a rate FD, then the rate of entering metastability becomes Rate =FDFCTW.
  • 15.  P(failure) = p(enter MS) X p(time to exit > S) = X Rate(failures) = X  The inverse of the failure rate is the mean time between failures (MTBF): MTBF =
  • 16. MTBF EXAMPLE  Consider an ASIC designed for a 28-nm high- performance CMOS process. We estimate t = 10 ps, TW = 20 ps and FC = 1 GHz.  Let’s assume that data changes every 10 clock cycles at the input of our flip-flop, and we allocate one clock cycle for resolution: S = TC.  Plug all these into the formula and we obtain 4 X 1029 years.
  • 17. REFERENCES  R. Ginosar, “Metastability and synchronizers:A tutorial,” IEEE Design Test Comput., vol. 28, pp. 23–35, May 2011.  S. Lubkin, „„Asynchronous Signals in Digital Computers,‟‟ Mathematical Tables and Other Aids to Computation (ACM section), vol. 6, no. 40, 1952, pp. 238-241.  H.J.M. Veendrick, „„The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate,‟‟ IEEE J. Solid-State Circuits, vol. 15, no. 2, 1980, pp. 169-176.