This document describes the design of a mixed signal system on chip (SoC) for temperature compensated pH measurement. The SoC uses a PSoC5 microcontroller from Cypress Semiconductor with analog and digital programmable blocks. Sensors measure the pH and temperature of a solution. The pH value is corrected using the Nernst equation based on the measured temperature. Experimental results show the SoC pH measurements match a standard pH meter and temperature sensor calibration. The SoC provides an accurate and reliable solution for integrated pH measurement.
HDL Implementation of Vending Machine Report with Verilog CodePratik Patil
A vending machine is a machine which dispenses items such as snacks, beverages, lottery tickets, consumer products to customers automatically, after the customer inserts currency or credit into the machine. Nowadays, Vending Machines are well known among Japan, Malaysia and Singapore. The quantity of machines in these countries is on the top worldwide. This is due to the modern lifestyles which require fast food processing with high quality. This paper describes the designing of Vending Machine with Auto-Billing Features. The objective here is to design Vending Machine Controller which accepts money inputs (i and j) in any sequence and delivers the products when the required amount has been deposited and gives back the change. Here an additional facility is provided to the user. It is possible to withdraw the deposited money in between if the customer wishes so by pressing a push button. The Verilog Code for the proposed Vending Machine model is developed and the Simulation results are successfully verified using Xilinx ISE 9.2i tool.
HDL Implementation of Vending Machine Report with Verilog CodePratik Patil
A vending machine is a machine which dispenses items such as snacks, beverages, lottery tickets, consumer products to customers automatically, after the customer inserts currency or credit into the machine. Nowadays, Vending Machines are well known among Japan, Malaysia and Singapore. The quantity of machines in these countries is on the top worldwide. This is due to the modern lifestyles which require fast food processing with high quality. This paper describes the designing of Vending Machine with Auto-Billing Features. The objective here is to design Vending Machine Controller which accepts money inputs (i and j) in any sequence and delivers the products when the required amount has been deposited and gives back the change. Here an additional facility is provided to the user. It is possible to withdraw the deposited money in between if the customer wishes so by pressing a push button. The Verilog Code for the proposed Vending Machine model is developed and the Simulation results are successfully verified using Xilinx ISE 9.2i tool.
A fundamental introduction to Intellectual Property in VLSI domain. Starts from basics and includes types of IPs and their examples, life cycle of an IP and other few topics in brief in an interactive Q-A manner.
The material is also available at : https://wordpress.com/stats/day/vlsifundamentals.wordpress.com
A fundamental introduction to Intellectual Property in VLSI domain. Starts from basics and includes types of IPs and their examples, life cycle of an IP and other few topics in brief in an interactive Q-A manner.
The material is also available at : https://wordpress.com/stats/day/vlsifundamentals.wordpress.com
Hi,
My name is Rohan Narula. I am a Fresh Graduate from The University of Texas at Arlington (MS Electrical Engineering) seeking full-time opportunities from June 2017. My specializations are in Embedded Systems / Firmware Development, Automation & Controls.
Francesca Gottschalk - How can education support child empowerment.pptxEduSkills OECD
Francesca Gottschalk from the OECD’s Centre for Educational Research and Innovation presents at the Ask an Expert Webinar: How can education support child empowerment?
Biological screening of herbal drugs: Introduction and Need for
Phyto-Pharmacological Screening, New Strategies for evaluating
Natural Products, In vitro evaluation techniques for Antioxidants, Antimicrobial and Anticancer drugs. In vivo evaluation techniques
for Anti-inflammatory, Antiulcer, Anticancer, Wound healing, Antidiabetic, Hepatoprotective, Cardio protective, Diuretics and
Antifertility, Toxicity studies as per OECD guidelines
Honest Reviews of Tim Han LMA Course Program.pptxtimhan337
Personal development courses are widely available today, with each one promising life-changing outcomes. Tim Han’s Life Mastery Achievers (LMA) Course has drawn a lot of interest. In addition to offering my frank assessment of Success Insider’s LMA Course, this piece examines the course’s effects via a variety of Tim Han LMA course reviews and Success Insider comments.
Embracing GenAI - A Strategic ImperativePeter Windle
Artificial Intelligence (AI) technologies such as Generative AI, Image Generators and Large Language Models have had a dramatic impact on teaching, learning and assessment over the past 18 months. The most immediate threat AI posed was to Academic Integrity with Higher Education Institutes (HEIs) focusing their efforts on combating the use of GenAI in assessment. Guidelines were developed for staff and students, policies put in place too. Innovative educators have forged paths in the use of Generative AI for teaching, learning and assessments leading to pockets of transformation springing up across HEIs, often with little or no top-down guidance, support or direction.
This Gasta posits a strategic approach to integrating AI into HEIs to prepare staff, students and the curriculum for an evolving world and workplace. We will highlight the advantages of working with these technologies beyond the realm of teaching, learning and assessment by considering prompt engineering skills, industry impact, curriculum changes, and the need for staff upskilling. In contrast, not engaging strategically with Generative AI poses risks, including falling behind peers, missed opportunities and failing to ensure our graduates remain employable. The rapid evolution of AI technologies necessitates a proactive and strategic approach if we are to remain relevant.
A Strategic Approach: GenAI in EducationPeter Windle
Artificial Intelligence (AI) technologies such as Generative AI, Image Generators and Large Language Models have had a dramatic impact on teaching, learning and assessment over the past 18 months. The most immediate threat AI posed was to Academic Integrity with Higher Education Institutes (HEIs) focusing their efforts on combating the use of GenAI in assessment. Guidelines were developed for staff and students, policies put in place too. Innovative educators have forged paths in the use of Generative AI for teaching, learning and assessments leading to pockets of transformation springing up across HEIs, often with little or no top-down guidance, support or direction.
This Gasta posits a strategic approach to integrating AI into HEIs to prepare staff, students and the curriculum for an evolving world and workplace. We will highlight the advantages of working with these technologies beyond the realm of teaching, learning and assessment by considering prompt engineering skills, industry impact, curriculum changes, and the need for staff upskilling. In contrast, not engaging strategically with Generative AI poses risks, including falling behind peers, missed opportunities and failing to ensure our graduates remain employable. The rapid evolution of AI technologies necessitates a proactive and strategic approach if we are to remain relevant.
Unit 8 - Information and Communication Technology (Paper I).pdfThiyagu K
This slides describes the basic concepts of ICT, basics of Email, Emerging Technology and Digital Initiatives in Education. This presentations aligns with the UGC Paper I syllabus.
The Roman Empire A Historical Colossus.pdfkaushalkr1407
The Roman Empire, a vast and enduring power, stands as one of history's most remarkable civilizations, leaving an indelible imprint on the world. It emerged from the Roman Republic, transitioning into an imperial powerhouse under the leadership of Augustus Caesar in 27 BCE. This transformation marked the beginning of an era defined by unprecedented territorial expansion, architectural marvels, and profound cultural influence.
The empire's roots lie in the city of Rome, founded, according to legend, by Romulus in 753 BCE. Over centuries, Rome evolved from a small settlement to a formidable republic, characterized by a complex political system with elected officials and checks on power. However, internal strife, class conflicts, and military ambitions paved the way for the end of the Republic. Julius Caesar’s dictatorship and subsequent assassination in 44 BCE created a power vacuum, leading to a civil war. Octavian, later Augustus, emerged victorious, heralding the Roman Empire’s birth.
Under Augustus, the empire experienced the Pax Romana, a 200-year period of relative peace and stability. Augustus reformed the military, established efficient administrative systems, and initiated grand construction projects. The empire's borders expanded, encompassing territories from Britain to Egypt and from Spain to the Euphrates. Roman legions, renowned for their discipline and engineering prowess, secured and maintained these vast territories, building roads, fortifications, and cities that facilitated control and integration.
The Roman Empire’s society was hierarchical, with a rigid class system. At the top were the patricians, wealthy elites who held significant political power. Below them were the plebeians, free citizens with limited political influence, and the vast numbers of slaves who formed the backbone of the economy. The family unit was central, governed by the paterfamilias, the male head who held absolute authority.
Culturally, the Romans were eclectic, absorbing and adapting elements from the civilizations they encountered, particularly the Greeks. Roman art, literature, and philosophy reflected this synthesis, creating a rich cultural tapestry. Latin, the Roman language, became the lingua franca of the Western world, influencing numerous modern languages.
Roman architecture and engineering achievements were monumental. They perfected the arch, vault, and dome, constructing enduring structures like the Colosseum, Pantheon, and aqueducts. These engineering marvels not only showcased Roman ingenuity but also served practical purposes, from public entertainment to water supply.
Thesis Statement for students diagnonsed withADHD.ppt
MIXED SIGNAL VLSI TECHNOLOGY BASED SoC DESIGN FOR TEMPERATURE COMPENSATED pH MEASUREMENT
1.
2. MIXED SIGNAL VLSI TECHNOLOGY BASED SoC
DESIGN FOR TEMPERATURE COMPENSATED
pH MEASUREMENT
S. K. Tilekar1, A. S. Powar1 and B. P. Ladgaonkar1
1- VLSI Design & Research Centre
Post Graduate Department of Electronics
Shankarrao Mohite Mahavidyalaya, Akluj, Dist. Solapur (MS)
t_shivaprasad@rediffmail.com, bladgaonkar@yahoo.com
3. Abstract
An innovative field of embedded system exhibit wide
spectrum of applications particularly in the field of
instrumentation [1]. The VLSI devices like FPGA and CPLD
provide the reconfigurability for digital design only. Therefore,
for analog parts, the designers have to rely on off chip
hardware. This exhibits constraints in instrumentation [2]. The
emergence of the innovative technology called mixed signal
based VLSI design provides unique solution to above problem
[3]. Cypress semiconductor is performing pioneering job in the
field of mixed signal based programmable system on chip and
vendoring the PSoC5 device with remarkable features [4].
Deploying the features of PSoC5, a system on chip is designed
for temperature compensated pH measurement of the solution.
Keyword: Mixed Signal PSoC5, ADC, Programmable Gain
Amplifier, pH measurement.
6. Soft as well as hard IP Cores
FPGA platform
Core of the computing device
Specific IDE for system development
SoB to SoC
7. Static as well as Dynamic configurability IP Cores
FPGA platform
Advanced microcontroller Core (ARM Core)
Specific IDE for system development
P rogrammable
S ystem
o n
C hip
8. – Hardware programmability
Programmable analog blocks
Programmable digital blocks
Programmable interconnect
Programmable I/Os
Programmable clocks
Selectable power supply
– Integration as an SoC
9. 32-bit ARM Cortex-M3 CPU core
DC to 80 MHz operation
Flash program memory, up to 256 KB, 100,000 write cycles, 20-year retention, and
multiple security features
Up to 64 KB SRAM memory
2-KB electrically erasable programmable read-only memory (EEPROM) memory, 1
million cycles, and 20 years retention
Low voltage, ultra low power
Wide operating voltage range: 0.5 V to 5.5 V
Low power modes including: 2-μA sleep mode
Versatile I/O system
28 to 72 I/Os (62 GPIOs, 8 SIOs, 2 USBIOs)
LCD direct drive from any GPIO, up to 46×16 segments
All GPIOs configurable as open drain high/low, pull-up/pull-down, High-Z, or strong output
Configurable GPIO pin state at power-on reset (POR)
Digital peripherals
20 to 24 programmable logic device (PLD) based universal digital blocks (UDBs)
Full-Speed (FS) USB 2.0 12 Mbps using internal oscillator
Four 16-bit configurable timers, counters, and PWM blocks
Library of standard peripherals
Library of advanced peripherals
10. Analog peripherals
1.024 V ±0.1% internal voltage reference across –40°C to +85°C (14 ppm/°C)
Configurable delta-sigma ADC with 8- to 20-bit resolution
Two SAR ADCs, each 12-bit at 1 Msps[2]
80-MHz, 24-bit fixed point digital filter block (DFB) to implement finite impulse
response (FIR) and infinite impulse response (IIR) filters
Four 8-bit 8 Msps current IDACs or 1-Msps voltage VDACs
Four comparators with 95-ns response time
Four uncommitted opamps with 25-mA drive capability
Four configurable multifunction analog blocks. Example configurations are
programmable gain amplifier (PGA), transimpedance amplifier (TIA), mixer, and
Sample and Hold
Programming, debug, and trace
Precision, programmable clocking
11.
12.
13. Voltage output ranges: 1.020-V and 4.080-V full scale
Software- or clock-driven output strobe
Data source can be CPU, DMA, or Digital components
14. Gain steps from 1 to 50
High input impedance
Selectable input reference
Adjustable power settings
15. Single or differential connections
Adjustable between 2 and 32 connections
Software controlled
Connections may be pins or internal sources
No simultaneous connections
Bidirectional (passive)
16. Selectable resolutions, 8 to 20 bits (device dependent)
Eleven input ranges for each resolution
Sample rate 10 sps to 384 ksps
Operational modes:
Single sample
Multi-sample
Continuous mode
Multi-sample (Turbo)
High input impedance input buffer
Selectable input buffer gain (1, 2, 4, 8) or input buffer
bypass
Multiple internal or external reference options
Automatic power configuration
Up to four run-time ADC configurations
17.
18. Implements the industry-standard Hitachi HD44780 LCD display Driver
chip protocol
Requires only seven I/O pins on one I/O port
Contains built-in character editor to create user-defined
Custom characters
Supports horizontal and vertical bar graphs
19. Linear current output: 1 μA/K
Wide temperature range: −55°C to +150°C
2-terminal device: voltage in/current out
Laser trimmed to ±0.5°C calibration accuracy (AD590M)
Excellent linearity: ±0.3°C over full range (AD590M)
Wide power supply range: 4 V to 30 V
Sensor isolation from case
Low cost
20. 1) The visual method
2) The photometric method
3) The potentiometric method
21. E = Eo – K Tk pH
Nernst Factor
K = 0.19841 (273.15+T oC)
22. Execute boot program:
--initialise general purpose resources;
--configure application specific modules;
--initialise run time environment;
--disable interrupt;
call main application routine;
Void main()
{
Start system timers;
Initialise application specific modules;
Initialise global variables;
Initialise application specific channels;
Enable interrupts;
While(1)
{
Wait for events(Enabled interrupts);
Read values from input channels;
Execute control procedure & compute
actuation data;
output actuation data to output
channels;
}
}
B) Application programme routine
A) Boot programme algorithm
STRUCTURE OF FIRMWARE
23. #include <device.h>
#include <stdio.h>
float pH_Input_Signal();
float Temp_Input_Signal();
void soft_delay(unsigned int count);
int i=1,j=1;
float result=0,pH_Result,Average_pH,pH_value,pH_Temp_Copensated,pH_valueDirect;
float Temp_Result,Temp_value,Average_Temp,Temp_Calibrated;
30. Temp Measured in o
C
(Thermometer)
Temp dependent
NERNST volt in mV
From system (PSoC)
Temp dependent
NERNST volt in mV
From datasheet
20 58.18 58.16
25 59.17 59.16
30 60.16 60.15
35 61.13 61.14
40 62.13 62.13
45 63.14 63.12
50 64.13 64.12
55 65.12 65.11
60 66.12 66.10
65 67.11 67.09
70 68.09 68.08
75 69.10 69.08
80 70.09 70.07
31. The system is calibrated to pH scale and
implemented for measurement of temperature compensated
pH of the solution. The pH value shown by the system under
investigation are identical to that of measured by standard
pH meter. Thus SoC designed to measure pH of the solution
is more reliable and accurate.
32. 1) Y. Sukanya, S. Pathapati, “FSK Modem Using PSoC”, International journal of
soft computing and engineering, 2 3 (2012) 451.
2) L.M. Franca-Neto , P. Pardy, M.P. Ly, R. Rangel, S. Suthar, T. Syed, B. Bloechel,
S. Lee, C. Burnett, D. Cho, D. Kau, A. Fazio and K. Soumyanath, “Enabling
High-Performance Mixed-Signal System-on-a-Chip (SoC) in High Performance
Logic CMOS Technology”, Symposium on VLSI Circuits Digest of Technical
Papers, (2002)164-167.
3) L.S.Y. Wong, S. Hossain, A. Ta, J. Edvinsson, D.H. RivasandH. Naas, “A very
low-power CMOS mixedsignal IC for implantable pacemaker applications” IEEE
Journal of Solid-State Circuits, 39 12 (2004) 2446-2456.
4) M. Nagata, J. Nagai, T.Morie and A. Iwata, “Measurements and Analyses
ofSubstrate Noise Waveform in Mixed-Signal ICEnvironment,” IEEE
Transactions on CAD, 19 6 (200) 671-678.
5) K. Makie-Fukuda, T. Kikuchi, T. Matsuura, M. Hotta, “Measurement of digital
noise in mixed-signal integrated circuits”, IEEE Journal of Solid-State Circuits,
30 2 (1995) 87-92.
33. Research Activities
MRP : 01 Completed
Publications
: International Journals 01
: International Journals (Communicated) 01
: National Journals 01
: National Journals (Communicated) 01
: Proceedings International 02
: Proceedings National 42
Papers presented in conferences
: International 01
: International (Abroad) 01
: National 12