SlideShare a Scribd company logo
EC1371 – DIGITAL ELECTRONICS
Dr. K. Kannan, M.E., M.E., Ph.D.,
Professor & Head,
Department of Mechatronics Engineering
OBJECTIVES
• To provide the Digital fundamentals, Boolean algebra
and its applications in digital systems
• To familiarize with the design of various
combinational digital circuits using logic gates
• To introduce the analysis and design procedures for
synchronous and asynchronous sequential circuits
• To explain the various semiconductor memories and
related technology
• To introduce the electronic circuits involved in the
making of logic gates
Unit III - SEQUENTIAL CIRCUITS
• Latches
– Flip-Flops - SR, JK, D and T
– Master Slave Flip Flops
• Shift Registers
– SISO, SIPO, PISO, PIPO and Universal
• Binary Counters
– Synchronous and asynchronous up/down counters
– mod - N counter
– Counters for random sequence
– Johnson counter and Ring counter
CO3: Develop a synchronous/asynchronous counters and
shift registers using sequential logic.
Types of Logic Circuits
Logic circuits can be:
– Combinational Logic Circuits - Outputs depend
only on current inputs
– Sequential Logic Circuits - Outputs depends not
only on current inputs but also on the past
sequence of inputs
Sequential Logic Circuits
The basic structure of a synchronous sequential
circuit is shown here.
Synchronous – One input is a clock and on the clock
the next state becomes the present state of the
system.
Sequential – The circuit transitions between states in
a regular manner.
Sequential Logic Circuits
Most digital systems like digital watches, digital
phones, digital computers, digital traffic light
controllers and so on require memory elements
Memory elements are digital circuits that can store
and retrieve data in the form of 1's and 0's.
The output of the systems with memory depends
not only on present inputs but also on what has
happened in the past
SR latch is an example of memory circuits that can
store one bit of information
SR Latch
SR Latch
Synchronous Vs Asynchronous
The behavior of a synchronous sequential circuit
depends upon the any input signal at any
instant of time and order of input change. This
synchronization is achieved by clock
generators that provides clock pulses. The
storage elements used in clocked sequential
circuits are called flip-flops.
In asynchronous sequential circuits the storage
elements are time delay devices (i.e., storage is
because of their propagation delay). They
implemented by feedback that may cause
instability in Asynchronous circuits.
Synchronous Sequential Circuits
SR Latch with Control Input
D Latch with Control Input
Graphic Symbols for Latches
SR Flip Flop
JK Flip Flop
The JK flip-flop is an SR flip-flop with some additional
gating logic on the inputs in which the SR=11
(undetermined condition) doesn’t exist.
J is used for the set and K is used for reset
J K Q
-------------
0 0 Q
0 1 0
1 0 1
1 1 Q’
JK Flip Flop
T Flip Flop
By connecting K and J, we can make TFF
Qt T Qt + 1
----------------------
0 0 0
0 1 1 Qt
1 0 1 Q’t
1 1 0
T Flip Flop
Race Around Conditions
Master Slave JK Flip Flop
Edge-Triggered vs. Level sensitive
ET FF: Transition (output change) can happen only
during clock pulse transition
Clock pulse transition can be positive clock transition or
negative clock transition
Level Sensitive FF: as long as the pulse level is up or
down output can change
Level sensitive clock is less favorite because depending
on the duration of pulse, output may change a number
of times
Edge-Triggered vs. Level sensitive
Master-Slave FF (Edge-Trigger FF)
Is a combination of 2 FFS. The first FF is master
and responds to positive level of clock
The 2nd FF is slave and responds to negative
level of clock
Therefore, the final output changes only during 1
to 0 transition of clock. It means during the
duration of clock pulses changes in input do not
have effect on output.
Edge-Triggered D Flip-Flop
Edge-Triggered D Flip-Flop
Excitation Table
SR to D Flip-Flop conversion
D to T Flip-Flop Conversion
Registers
A register is a group of flip‐flops, each one of which
shares a common clock and is capable of storing
one bit of information. An n ‐bit register consists
of a group of n flip‐flops capable of storing n bits
of binary information.
A counter is a register that goes through a
predetermined sequence of binary states. The
gates in the counter are connected in such a way
as to produce the prescribed sequence of states.
Although counters are a special type of register, it
is common to differentiate them by giving them a
different name.
Registers
Shift Registers
A register capable of shifting the binary information
held in each cell to its neighboring cell, in a
selected direction, is called a shift register.
The logical configuration of a shift register consists
of a chain of flip‐flops in cascade, with the output
of one flip‐flop connected to the input of the next
flip‐flop.
All flip‐flops receive common clock pulses, which
activate the shift of data from one stage to the
next.
Four‐bit Shift Registers
Four‐bit Shift Registers
Serial adder
Second form of serial adder
State Table for Serial Adder
4 bit Serial In Serial Out Shift Register
4-bit Serial In Parallel Out Shift Register
4-bit Parallel In Serial Out Shift Register
4-bit Parallel In Parallel Out Shift Register
Universal Shift Register
Counters
A register that goes through a prescribed sequence of states
upon the application of input pulses is called a counter.
The sequence of states may follow the binary number
sequence or any other sequence of states. A counter that
follows the binary number sequence is called a binary
counter . An n ‐bit binary counter consists of n flip‐flops
and can count in binary from 0 through 2n - 1.
Counters are available in two categories: Ripple counters
and Synchronous counters. In a ripple counter, a flip‐flop
output transition serves as a source for triggering other
flip‐flops whereas in a synchronous counter, the Clock
inputs of all flip‐flops receive the common clock.
Binary Ripple Counter
BCD Ripple Counter
Ring Counter
A ring counter is a circular shift register with
only one flip‐flop being set at any particular
time; all others are cleared. The single bit is
shifted from one flip‐flop to the next to
produce the sequence of timing signals.
Ring Counter
Ring Counter
Switch‐Tail Ring Counter
A k ‐bit ring counter circulates a single bit
among the flip‐flops to provide k
distinguishable states. The number of states
can be doubled if the shift register is connected
as a switch‐tail ring counter. A switch‐tail ring
counter is a circular shift register with the
complemented output of the last flip‐flop
connected to the input of the first flip‐flop.
Switch‐Tail Ring Counter
Twisted Ring Counter/
Johnson Counter
Thank You

More Related Content

What's hot

Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
Shuaib Hotak
 
Analog Transmission
Analog TransmissionAnalog Transmission
Analog Transmission
Md Abdus Sobur Sikdar
 
K map
K mapK map
Phase Shift Keying & π/4 -Quadrature Phase Shift Keying
Phase Shift Keying & π/4 -Quadrature Phase Shift KeyingPhase Shift Keying & π/4 -Quadrature Phase Shift Keying
Phase Shift Keying & π/4 -Quadrature Phase Shift Keying
Naveen Jakhar, I.T.S
 
module1:Introduction to digital electronics
module1:Introduction to digital electronicsmodule1:Introduction to digital electronics
module1:Introduction to digital electronics
chandrakant shinde
 
Interrupts for PIC18
Interrupts for PIC18Interrupts for PIC18
Interrupts for PIC18
raosandy11
 
Parameters of multipath channel
Parameters of multipath channelParameters of multipath channel
Parameters of multipath channelNaveen Kumar
 
Chandru_ADC_unit 3_ satellitecommunicationA
Chandru_ADC_unit 3_ satellitecommunicationAChandru_ADC_unit 3_ satellitecommunicationA
Chandru_ADC_unit 3_ satellitecommunicationACHANDRA SHEKHAR
 
Diversity Techniques in Wireless Communication
Diversity Techniques in Wireless CommunicationDiversity Techniques in Wireless Communication
Diversity Techniques in Wireless Communication
Sahar Foroughi
 
Asynchronous Sequential Circuit-Unit 4 ppt
Asynchronous Sequential Circuit-Unit 4 pptAsynchronous Sequential Circuit-Unit 4 ppt
Asynchronous Sequential Circuit-Unit 4 ppt
SIVALAKSHMIPANNEERSE
 
Digital Communication: Channel Coding
Digital Communication: Channel CodingDigital Communication: Channel Coding
Digital Communication: Channel Coding
Dr. Sanjay M. Gulhane
 
Cohen-sutherland & liang-basky line clipping algorithm
Cohen-sutherland & liang-basky line clipping algorithmCohen-sutherland & liang-basky line clipping algorithm
Cohen-sutherland & liang-basky line clipping algorithm
Shilpa Hait
 
synchronous state machine design
synchronous state machine designsynchronous state machine design
synchronous state machine design
Adarsh Patel
 
Digital electronics introduction
Digital electronics introductionDigital electronics introduction
Digital electronics introduction
vanitabatra1
 
Modulation
ModulationModulation
Modulationsristykp
 
Unipolar Encoding Techniques: NRZ & RZ
Unipolar Encoding Techniques: NRZ & RZUnipolar Encoding Techniques: NRZ & RZ
Unipolar Encoding Techniques: NRZ & RZ
Arunabha Saha
 
gate level modeling
gate level modelinggate level modeling
gate level modeling
VandanaBR2
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
DrSonali Vyas
 
Digital to analog conversion
Digital to analog conversionDigital to analog conversion
Digital to analog conversionWaseemKhan00
 

What's hot (20)

Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
 
Analog Transmission
Analog TransmissionAnalog Transmission
Analog Transmission
 
K map
K mapK map
K map
 
Phase Shift Keying & π/4 -Quadrature Phase Shift Keying
Phase Shift Keying & π/4 -Quadrature Phase Shift KeyingPhase Shift Keying & π/4 -Quadrature Phase Shift Keying
Phase Shift Keying & π/4 -Quadrature Phase Shift Keying
 
module1:Introduction to digital electronics
module1:Introduction to digital electronicsmodule1:Introduction to digital electronics
module1:Introduction to digital electronics
 
Interrupts for PIC18
Interrupts for PIC18Interrupts for PIC18
Interrupts for PIC18
 
Parameters of multipath channel
Parameters of multipath channelParameters of multipath channel
Parameters of multipath channel
 
Chandru_ADC_unit 3_ satellitecommunicationA
Chandru_ADC_unit 3_ satellitecommunicationAChandru_ADC_unit 3_ satellitecommunicationA
Chandru_ADC_unit 3_ satellitecommunicationA
 
Diversity Techniques in Wireless Communication
Diversity Techniques in Wireless CommunicationDiversity Techniques in Wireless Communication
Diversity Techniques in Wireless Communication
 
Asynchronous Sequential Circuit-Unit 4 ppt
Asynchronous Sequential Circuit-Unit 4 pptAsynchronous Sequential Circuit-Unit 4 ppt
Asynchronous Sequential Circuit-Unit 4 ppt
 
Digital Communication: Channel Coding
Digital Communication: Channel CodingDigital Communication: Channel Coding
Digital Communication: Channel Coding
 
Cohen-sutherland & liang-basky line clipping algorithm
Cohen-sutherland & liang-basky line clipping algorithmCohen-sutherland & liang-basky line clipping algorithm
Cohen-sutherland & liang-basky line clipping algorithm
 
synchronous state machine design
synchronous state machine designsynchronous state machine design
synchronous state machine design
 
Digital electronics introduction
Digital electronics introductionDigital electronics introduction
Digital electronics introduction
 
floor planning
floor planningfloor planning
floor planning
 
Modulation
ModulationModulation
Modulation
 
Unipolar Encoding Techniques: NRZ & RZ
Unipolar Encoding Techniques: NRZ & RZUnipolar Encoding Techniques: NRZ & RZ
Unipolar Encoding Techniques: NRZ & RZ
 
gate level modeling
gate level modelinggate level modeling
gate level modeling
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
Digital to analog conversion
Digital to analog conversionDigital to analog conversion
Digital to analog conversion
 

Similar to Digital Electronics – Unit III.pdf

unit 5.pptx
unit 5.pptxunit 5.pptx
unit 5.pptx
ssuser022fec
 
Digital Fundamental Material for the student
Digital Fundamental Material for the studentDigital Fundamental Material for the student
Digital Fundamental Material for the student
jainyshah20
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
Heman Pathak
 
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
MaryJacob24
 
Introduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptxIntroduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptx
Saini71
 
digital elctronics
digital elctronicsdigital elctronics
digital elctronics
Asif Iqbal
 
Unit 4 sequential circuits
Unit 4  sequential circuitsUnit 4  sequential circuits
Unit 4 sequential circuits
AmrutaMehata
 
Unit_5 – Sequential Circuits.pptx
Unit_5 – Sequential Circuits.pptxUnit_5 – Sequential Circuits.pptx
Unit_5 – Sequential Circuits.pptx
DrashtiPatel275412
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
UtsavDas21
 
B sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registersB sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registers
Rai University
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I Counters
Arti Parab Academics
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
Satya P. Joshi
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
Arti Parab Academics
 
Digital Registers & Counters
Digital Registers & CountersDigital Registers & Counters
Digital Registers & Counters
university of education,Lahore
 
logic Basics of Sequential Circuits.docx
logic Basics of Sequential Circuits.docxlogic Basics of Sequential Circuits.docx
logic Basics of Sequential Circuits.docx
ERMIASAmanuel1
 
logic Basics of Sequential Circuits.docx
logic Basics of Sequential Circuits.docxlogic Basics of Sequential Circuits.docx
logic Basics of Sequential Circuits.docx
ERMIASAmanuel1
 
De EE unit-3.pptx
De EE unit-3.pptxDe EE unit-3.pptx
De EE unit-3.pptx
MukulThory1
 
Unit4_DE.pptx
Unit4_DE.pptxUnit4_DE.pptx
Unit4_DE.pptx
PriyankaJain98423
 
DLD Chapter-5.pdf
DLD Chapter-5.pdfDLD Chapter-5.pdf
DLD Chapter-5.pdf
TamiratDejene1
 
14827 shift registers
14827 shift registers14827 shift registers
14827 shift registers
Sandeep Kumar
 

Similar to Digital Electronics – Unit III.pdf (20)

unit 5.pptx
unit 5.pptxunit 5.pptx
unit 5.pptx
 
Digital Fundamental Material for the student
Digital Fundamental Material for the studentDigital Fundamental Material for the student
Digital Fundamental Material for the student
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
 
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
 
Introduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptxIntroduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptx
 
digital elctronics
digital elctronicsdigital elctronics
digital elctronics
 
Unit 4 sequential circuits
Unit 4  sequential circuitsUnit 4  sequential circuits
Unit 4 sequential circuits
 
Unit_5 – Sequential Circuits.pptx
Unit_5 – Sequential Circuits.pptxUnit_5 – Sequential Circuits.pptx
Unit_5 – Sequential Circuits.pptx
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
 
B sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registersB sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registers
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I Counters
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
 
Digital Registers & Counters
Digital Registers & CountersDigital Registers & Counters
Digital Registers & Counters
 
logic Basics of Sequential Circuits.docx
logic Basics of Sequential Circuits.docxlogic Basics of Sequential Circuits.docx
logic Basics of Sequential Circuits.docx
 
logic Basics of Sequential Circuits.docx
logic Basics of Sequential Circuits.docxlogic Basics of Sequential Circuits.docx
logic Basics of Sequential Circuits.docx
 
De EE unit-3.pptx
De EE unit-3.pptxDe EE unit-3.pptx
De EE unit-3.pptx
 
Unit4_DE.pptx
Unit4_DE.pptxUnit4_DE.pptx
Unit4_DE.pptx
 
DLD Chapter-5.pdf
DLD Chapter-5.pdfDLD Chapter-5.pdf
DLD Chapter-5.pdf
 
14827 shift registers
14827 shift registers14827 shift registers
14827 shift registers
 

More from Kannan Kanagaraj

MT2301_Unit II.pdf
MT2301_Unit II.pdfMT2301_Unit II.pdf
MT2301_Unit II.pdf
Kannan Kanagaraj
 
Unit I_MT2301.pdf
Unit I_MT2301.pdfUnit I_MT2301.pdf
Unit I_MT2301.pdf
Kannan Kanagaraj
 
Digital Electronics – Unit V.pdf
Digital Electronics – Unit V.pdfDigital Electronics – Unit V.pdf
Digital Electronics – Unit V.pdf
Kannan Kanagaraj
 
Digital Electronics – Unit IV.pdf
Digital Electronics – Unit IV.pdfDigital Electronics – Unit IV.pdf
Digital Electronics – Unit IV.pdf
Kannan Kanagaraj
 
Digital Electronics-Unit II.pdf
Digital Electronics-Unit II.pdfDigital Electronics-Unit II.pdf
Digital Electronics-Unit II.pdf
Kannan Kanagaraj
 
Digital Electronics – Unit I.pdf
Digital Electronics – Unit I.pdfDigital Electronics – Unit I.pdf
Digital Electronics – Unit I.pdf
Kannan Kanagaraj
 
AE8751 - Unit V.pdf
AE8751 - Unit V.pdfAE8751 - Unit V.pdf
AE8751 - Unit V.pdf
Kannan Kanagaraj
 
AE8751 - UnitIV.pdf
AE8751 - UnitIV.pdfAE8751 - UnitIV.pdf
AE8751 - UnitIV.pdf
Kannan Kanagaraj
 
AE8751 - Unit III.pdf
AE8751 - Unit III.pdfAE8751 - Unit III.pdf
AE8751 - Unit III.pdf
Kannan Kanagaraj
 
AE8751 - Unit II.pdf
AE8751 - Unit II.pdfAE8751 - Unit II.pdf
AE8751 - Unit II.pdf
Kannan Kanagaraj
 
AE8751-UnitI.pdf
AE8751-UnitI.pdfAE8751-UnitI.pdf
AE8751-UnitI.pdf
Kannan Kanagaraj
 

More from Kannan Kanagaraj (11)

MT2301_Unit II.pdf
MT2301_Unit II.pdfMT2301_Unit II.pdf
MT2301_Unit II.pdf
 
Unit I_MT2301.pdf
Unit I_MT2301.pdfUnit I_MT2301.pdf
Unit I_MT2301.pdf
 
Digital Electronics – Unit V.pdf
Digital Electronics – Unit V.pdfDigital Electronics – Unit V.pdf
Digital Electronics – Unit V.pdf
 
Digital Electronics – Unit IV.pdf
Digital Electronics – Unit IV.pdfDigital Electronics – Unit IV.pdf
Digital Electronics – Unit IV.pdf
 
Digital Electronics-Unit II.pdf
Digital Electronics-Unit II.pdfDigital Electronics-Unit II.pdf
Digital Electronics-Unit II.pdf
 
Digital Electronics – Unit I.pdf
Digital Electronics – Unit I.pdfDigital Electronics – Unit I.pdf
Digital Electronics – Unit I.pdf
 
AE8751 - Unit V.pdf
AE8751 - Unit V.pdfAE8751 - Unit V.pdf
AE8751 - Unit V.pdf
 
AE8751 - UnitIV.pdf
AE8751 - UnitIV.pdfAE8751 - UnitIV.pdf
AE8751 - UnitIV.pdf
 
AE8751 - Unit III.pdf
AE8751 - Unit III.pdfAE8751 - Unit III.pdf
AE8751 - Unit III.pdf
 
AE8751 - Unit II.pdf
AE8751 - Unit II.pdfAE8751 - Unit II.pdf
AE8751 - Unit II.pdf
 
AE8751-UnitI.pdf
AE8751-UnitI.pdfAE8751-UnitI.pdf
AE8751-UnitI.pdf
 

Recently uploaded

The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Multithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race conditionMultithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race condition
Mohammed Sikander
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
Jisc
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
Celine George
 
Chapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdfChapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdf
Kartik Tiwari
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
S1-Introduction-Biopesticides in ICM.pptx
S1-Introduction-Biopesticides in ICM.pptxS1-Introduction-Biopesticides in ICM.pptx
S1-Introduction-Biopesticides in ICM.pptx
tarandeep35
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
heathfieldcps1
 
Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
deeptiverma2406
 
Marketing internship report file for MBA
Marketing internship report file for MBAMarketing internship report file for MBA
Marketing internship report file for MBA
gb193092
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Atul Kumar Singh
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
Digital Artifact 2 - Investigating Pavilion Designs
Digital Artifact 2 - Investigating Pavilion DesignsDigital Artifact 2 - Investigating Pavilion Designs
Digital Artifact 2 - Investigating Pavilion Designs
chanes7
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
Ashokrao Mane college of Pharmacy Peth-Vadgaon
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
vaibhavrinwa19
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
JosvitaDsouza2
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
Jean Carlos Nunes Paixão
 

Recently uploaded (20)

The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Multithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race conditionMultithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race condition
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
 
Chapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdfChapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdf
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
S1-Introduction-Biopesticides in ICM.pptx
S1-Introduction-Biopesticides in ICM.pptxS1-Introduction-Biopesticides in ICM.pptx
S1-Introduction-Biopesticides in ICM.pptx
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
 
Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
 
Marketing internship report file for MBA
Marketing internship report file for MBAMarketing internship report file for MBA
Marketing internship report file for MBA
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
Digital Artifact 2 - Investigating Pavilion Designs
Digital Artifact 2 - Investigating Pavilion DesignsDigital Artifact 2 - Investigating Pavilion Designs
Digital Artifact 2 - Investigating Pavilion Designs
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
 

Digital Electronics – Unit III.pdf

  • 1. EC1371 – DIGITAL ELECTRONICS Dr. K. Kannan, M.E., M.E., Ph.D., Professor & Head, Department of Mechatronics Engineering
  • 2. OBJECTIVES • To provide the Digital fundamentals, Boolean algebra and its applications in digital systems • To familiarize with the design of various combinational digital circuits using logic gates • To introduce the analysis and design procedures for synchronous and asynchronous sequential circuits • To explain the various semiconductor memories and related technology • To introduce the electronic circuits involved in the making of logic gates
  • 3. Unit III - SEQUENTIAL CIRCUITS • Latches – Flip-Flops - SR, JK, D and T – Master Slave Flip Flops • Shift Registers – SISO, SIPO, PISO, PIPO and Universal • Binary Counters – Synchronous and asynchronous up/down counters – mod - N counter – Counters for random sequence – Johnson counter and Ring counter CO3: Develop a synchronous/asynchronous counters and shift registers using sequential logic.
  • 4. Types of Logic Circuits Logic circuits can be: – Combinational Logic Circuits - Outputs depend only on current inputs – Sequential Logic Circuits - Outputs depends not only on current inputs but also on the past sequence of inputs
  • 5. Sequential Logic Circuits The basic structure of a synchronous sequential circuit is shown here. Synchronous – One input is a clock and on the clock the next state becomes the present state of the system. Sequential – The circuit transitions between states in a regular manner.
  • 6. Sequential Logic Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require memory elements Memory elements are digital circuits that can store and retrieve data in the form of 1's and 0's. The output of the systems with memory depends not only on present inputs but also on what has happened in the past SR latch is an example of memory circuits that can store one bit of information
  • 9. Synchronous Vs Asynchronous The behavior of a synchronous sequential circuit depends upon the any input signal at any instant of time and order of input change. This synchronization is achieved by clock generators that provides clock pulses. The storage elements used in clocked sequential circuits are called flip-flops. In asynchronous sequential circuits the storage elements are time delay devices (i.e., storage is because of their propagation delay). They implemented by feedback that may cause instability in Asynchronous circuits.
  • 11. SR Latch with Control Input
  • 12. D Latch with Control Input
  • 15. JK Flip Flop The JK flip-flop is an SR flip-flop with some additional gating logic on the inputs in which the SR=11 (undetermined condition) doesn’t exist. J is used for the set and K is used for reset J K Q ------------- 0 0 Q 0 1 0 1 0 1 1 1 Q’
  • 17. T Flip Flop By connecting K and J, we can make TFF Qt T Qt + 1 ---------------------- 0 0 0 0 1 1 Qt 1 0 1 Q’t 1 1 0
  • 20. Master Slave JK Flip Flop
  • 21. Edge-Triggered vs. Level sensitive ET FF: Transition (output change) can happen only during clock pulse transition Clock pulse transition can be positive clock transition or negative clock transition Level Sensitive FF: as long as the pulse level is up or down output can change Level sensitive clock is less favorite because depending on the duration of pulse, output may change a number of times
  • 23. Master-Slave FF (Edge-Trigger FF) Is a combination of 2 FFS. The first FF is master and responds to positive level of clock The 2nd FF is slave and responds to negative level of clock Therefore, the final output changes only during 1 to 0 transition of clock. It means during the duration of clock pulses changes in input do not have effect on output.
  • 27. SR to D Flip-Flop conversion
  • 28. D to T Flip-Flop Conversion
  • 29. Registers A register is a group of flip‐flops, each one of which shares a common clock and is capable of storing one bit of information. An n ‐bit register consists of a group of n flip‐flops capable of storing n bits of binary information. A counter is a register that goes through a predetermined sequence of binary states. The gates in the counter are connected in such a way as to produce the prescribed sequence of states. Although counters are a special type of register, it is common to differentiate them by giving them a different name.
  • 31. Shift Registers A register capable of shifting the binary information held in each cell to its neighboring cell, in a selected direction, is called a shift register. The logical configuration of a shift register consists of a chain of flip‐flops in cascade, with the output of one flip‐flop connected to the input of the next flip‐flop. All flip‐flops receive common clock pulses, which activate the shift of data from one stage to the next.
  • 35. Second form of serial adder
  • 36. State Table for Serial Adder
  • 37. 4 bit Serial In Serial Out Shift Register
  • 38. 4-bit Serial In Parallel Out Shift Register
  • 39. 4-bit Parallel In Serial Out Shift Register
  • 40. 4-bit Parallel In Parallel Out Shift Register
  • 42. Counters A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The sequence of states may follow the binary number sequence or any other sequence of states. A counter that follows the binary number sequence is called a binary counter . An n ‐bit binary counter consists of n flip‐flops and can count in binary from 0 through 2n - 1. Counters are available in two categories: Ripple counters and Synchronous counters. In a ripple counter, a flip‐flop output transition serves as a source for triggering other flip‐flops whereas in a synchronous counter, the Clock inputs of all flip‐flops receive the common clock.
  • 45. Ring Counter A ring counter is a circular shift register with only one flip‐flop being set at any particular time; all others are cleared. The single bit is shifted from one flip‐flop to the next to produce the sequence of timing signals.
  • 48. Switch‐Tail Ring Counter A k ‐bit ring counter circulates a single bit among the flip‐flops to provide k distinguishable states. The number of states can be doubled if the shift register is connected as a switch‐tail ring counter. A switch‐tail ring counter is a circular shift register with the complemented output of the last flip‐flop connected to the input of the first flip‐flop.