SlideShare a Scribd company logo
1
EMA Design Automation
Common High-Speed Design Issues and
How to Solve Them
10/16/2018
Real-Time Design:
Address Errors As They Occur
1
Jerry Long
Senior Applications Engineer
2
Defining the High-Speed Problem
When designing “high-speed” circuits why can’t I…
Keep Projects
On Schedule?
Avoid Late
Stage Changes?
Keep Build Costs
Predictable?
3
Defining the Problem
 What does “High-Speed” mean?
− When the “path delay” of a signal is long compared
to the rise-time of the conducted signal, it’s considered High-Speed
− Practically every design today has some aspect of
high-speed behavior involved
 What problems do High-Speed signals present?
− Signal “noise”
− Destroys signal quality
− Promotes EMI effects (electro-magnetic radiation)
− Signal Timing
− Signals aren’t arriving at their destinations when required
High-Speed Design Issues
4
Defining the Problem
 Signal noise is considered to be anything that is undesired or
not intended
− Signals need to be interpreted as “ones” and “zeros”
− Noise tends to “muddy the waters”
Signal Noise
Want this…
…but get this…
…or worse!
5
Defining the Problem
 Typically destroys signal quality
 Noise is also unwanted signal radiation (EMI)
Signal Noise
!
6
Defining the Problem
 Every signal needs to arrive at it’s destination
within some specified time frame
 Typical timing requirements involve times for:
− Signal arrival
− Signal remaining stable
− Signal state to be recognized
Timing
D
Clk
QD
Clk
Q D
Clk
QD
Clk
QLogic
Cloud
Logic
Cloudtco
tpd
tsu/th
7
Defining the Problem
 Today’s design requirements and time-to-market demands
don’t allow for open-ended build schedules
 Therefore it is EXTREMELY important to find problems as
early as possible to prevent:
What are the Costs?
Costly Re-spins
Missed Time to
Market Schedules
Increase MFG
Costs
Project Delay
Ripple Effect
8
A Closer Look – Causes of High-Speed Problems
9
Causes of High-Speed Problems
 Most of the problems from high-speed circuits can be
attributed to any combination of 3 subject areas
− Impedance mis-matches
− Coupling issues between adjacent “fast” signals
− Return path discontinuities
Impedance, Coupling, Return-Path
10
Causes of High-Speed Problems
 Consistent impedance is VERY important for signal quality
 Each segmented entity within a signal trace can have drastic
changes in impedance values and cause a variety of
problems if not consistent
− Signal ringing
− Overshoot & Undershoot
(multiple threshold crossings)
− Reflections
Impedance Mismatches
11
Causes of High-Speed Problems
 Impedance mismatching can also affect timing of your signals
− The time required for the signal to reach it’s destination is directly
related to the physical length of the trace as well as impedance
− Accumulated delay
caused by propagation,
reflections, and
distortions along the
signal path reduce
available margins
Impedance Mismatches
D
Clk
QD
Clk
Q D
Clk
QD
Clk
QLogic
Cloud
Logic
Cloudtco
tpd
tsu/th
Cl
k
Q
accumulated
delays
accumulated
delays
required
timing
required
timing
resulting
margin
(slack)
12
Causes of High-Speed Problems
 Now that I know I have impedance mismatches how do I
resolve them?
− Locate and move problematic segments
− Resize trace widths
− Alter stack-up dimensions
 Typically a costly solution if the design has progressed to far!
Impedance Mismatch Resolutions
13
Causes of High-Speed Problems
 Coupling issues are a function of signal “edge” speed and the
proximity of each signal trace to one another.
− Signal transitions make things “interesting”
− Fast signals are the aggressors and can “victimize” ANY adjacent trace
− Long parallel runs are the easiest victims
− Cause false switching points and unwanted noise
Coupling Issues
14
Causes of High-Speed Problems
 Stack-up can also affect coupling issues
− Typical stack-up with minimal impact on coupling
− But what if stack-up looks something
like this…
− This situation is not so obvious
to diagnose
Coupling Issues
5mil 5mil15mil
3.5mil
5mil 5mil15mil
3.5mil
35mil
15
Causes of High-Speed Problems
 Resolving incidents of coupling can be costly as well!
 Usually involve:
− Trace-to-trace spacing too narrow – have to move one of the traces
− Too long of a parallel routing length – disrupt the parallelism
− Stack-up characteristics that promote it – alter the stack-up
− Signal edges too fast for board design techniques – slow down the
signal edges if possible
Coupling Resolutions
16
Causes of High-Speed Problems
 Return paths are very important to signal quality
− Can affect trace impedance (reference for signal path)
− Signal currents will use path of least resistance to return to the source
− Split planes create gaps and return-path discontinuities
− Any return path discontinuity will prevent current flow and effectively
lengthen the return-path.
Return-Path Discontinuities
17
Causes of High-Speed Problems
 Return paths are very importance to signal quality
− Discontinuous return paths can also generate unwanted radiated signal
emissions from your board (EMI)
Return-Path Discontinuities
GND12V
3.3v
5v
Impedance mismatch 1
Impedance mismatch 2
Impedance mismatch 3
Impedance mismatch 4
Radiation Radiation
5 milTOP Bottom
Radiation
18
Causes of High-Speed Problems
 Solving return-path issues usually involve:
− Adding more reference planes (simple cases)
− Moving power/ground planes around to avoid breaks under signal
paths
− Altering signal paths to avoid discontinuity
Return-path Discontinuity Resolutions
19
Causes of High-Speed Problems
 Prevalent timing
issues due to:
− Phase mismatching
(diff-pairs)
− Propagation delays
(total & relative)
− Impedance
mismatching
− Rise & fall time
distortions
− Threshold crossing
distortions
Impact to Signal Timing Requirements
20
Causes of High-Speed Problems
 Must solve impedance related problems
− Board alterations (see previous impedance discussion)
 Make sure complete delay tracking on the path
− Accounting for pin delays (die to package pin)
− Accounting for any z-axis delay (via delays)
 Resolve any phase issues with differential clocking signals
− Lead to severe timing issues by distorting reference clocks
Timing Specification Resolutions
21
Solutions for High-Speed Problems
22
Solutions for High-Speed Problems
 Most designers employ a set of “Rule-of-Thumb” guidelines
when dealing with PCB design
− Usually a good starting point
− But are no guarantee to find related problems
− Typically have no ‘vision’ or feedback with regard to
− Impedance
− Coupling
− Return-path reference
− Signal Timing
 Need more conclusive analysis during design cycle
Is Rule-of-Thumb good enough?
23
Solutions for High-Speed Problems
 Your Interconnect Is Interconnected
− Designs are based on a compounding set of decisions
 When one decision (especially a critical one) needs to be
changed late in the process this can have a ripple effect
throughout the design
The cumulative effect of design errors
Impedance issue
identified late in
design cycle
…
High Speed Route
IC Placement
based on route
channel
Via added to
accommodate
route changes to
placement
Backdrill required
(cost adder)
PI Issue due to vias
Decaps added to
compensate
Other routes
shoved
Timing issue
created
Timing issue fixed
by moving another
component
DFA issue created
Escape via pattern
needs to be
changed
Decap needed to
be moved
PI problem created
PI problem fixed
with more decaps
Re-evaluate?
24
Wouldn’t it be better to know what potential problems
you’re dealing with early in the design cycle ??
26
Solving High-Speed Problems in Real-Time
With Real-Time Analysis you can…
See & Fix Violations
In Real-Time
Eliminate Multiple
Validation Iterations
Streamline Design
Release Process
Improve Time
To Market
27 10/16/2018
Real-Time Design:
Address Errors As They Occur
27
Demo...
28 10/16/2018
Real-Time Design:
Address Errors As They Occur
28
Thank you for joining us today.
Please contact us for more information on
OrCAD products, training, and services.
800-813-7494
info@ema-eda.com
www.ema-eda.com
Up next:
Hi-Speed Design

More Related Content

What's hot

ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
Deiptii Das
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
shaik sharief
 
Eco
EcoEco
2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta
Usha Mehta
 
I2C introduction
I2C introductionI2C introduction
I2C introduction
SUNODH GARLAPATI
 
Compression
CompressionCompression
Compression
Magic Finger Lounge
 
Vlsi design 11
Vlsi design 11Vlsi design 11
Vlsi design 11
HIMANSHU DIWAKAR
 
OrCAD Constraint Driven Design Flow
OrCAD Constraint Driven Design FlowOrCAD Constraint Driven Design Flow
OrCAD Constraint Driven Design Flow
EMA Design Automation
 
Physical design
Physical design Physical design
Physical design
Manjunath hosmani
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
Murali Rai
 
Pulse Code Modulation (PCM)
Pulse Code Modulation (PCM)Pulse Code Modulation (PCM)
Pulse Code Modulation (PCM)
Arun c
 
Logic synthesis with synopsys design compiler
Logic synthesis with synopsys design compilerLogic synthesis with synopsys design compiler
Logic synthesis with synopsys design compiler
naeemtayyab
 
Static_Time_Analysis.pptx
Static_Time_Analysis.pptxStatic_Time_Analysis.pptx
Static_Time_Analysis.pptx
Ahmed Abdelazeem
 
Power Gating
Power GatingPower Gating
Power Gating
Mahesh Dananjaya
 
STA vs DTA.pptx
STA vs DTA.pptxSTA vs DTA.pptx
STA vs DTA.pptx
Payal Dwivedi
 
AMBA 2.0 PPT
AMBA 2.0 PPTAMBA 2.0 PPT
AMBA 2.0 PPT
Nirav Desai
 
Transmission impairments
Transmission impairmentsTransmission impairments
Transmission impairments
Online
 
Fpga Knowledge
Fpga KnowledgeFpga Knowledge
Fpga Knowledge
ranvirsingh
 
ATmega328p
ATmega328pATmega328p
ATmega328p
Nelarapu Mahesh
 
MIPI DevCon 2016: A Developer's Guide to MIPI I3C Implementation
MIPI DevCon 2016: A Developer's Guide to MIPI I3C ImplementationMIPI DevCon 2016: A Developer's Guide to MIPI I3C Implementation
MIPI DevCon 2016: A Developer's Guide to MIPI I3C Implementation
MIPI Alliance
 

What's hot (20)

ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
Eco
EcoEco
Eco
 
2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta
 
I2C introduction
I2C introductionI2C introduction
I2C introduction
 
Compression
CompressionCompression
Compression
 
Vlsi design 11
Vlsi design 11Vlsi design 11
Vlsi design 11
 
OrCAD Constraint Driven Design Flow
OrCAD Constraint Driven Design FlowOrCAD Constraint Driven Design Flow
OrCAD Constraint Driven Design Flow
 
Physical design
Physical design Physical design
Physical design
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
 
Pulse Code Modulation (PCM)
Pulse Code Modulation (PCM)Pulse Code Modulation (PCM)
Pulse Code Modulation (PCM)
 
Logic synthesis with synopsys design compiler
Logic synthesis with synopsys design compilerLogic synthesis with synopsys design compiler
Logic synthesis with synopsys design compiler
 
Static_Time_Analysis.pptx
Static_Time_Analysis.pptxStatic_Time_Analysis.pptx
Static_Time_Analysis.pptx
 
Power Gating
Power GatingPower Gating
Power Gating
 
STA vs DTA.pptx
STA vs DTA.pptxSTA vs DTA.pptx
STA vs DTA.pptx
 
AMBA 2.0 PPT
AMBA 2.0 PPTAMBA 2.0 PPT
AMBA 2.0 PPT
 
Transmission impairments
Transmission impairmentsTransmission impairments
Transmission impairments
 
Fpga Knowledge
Fpga KnowledgeFpga Knowledge
Fpga Knowledge
 
ATmega328p
ATmega328pATmega328p
ATmega328p
 
MIPI DevCon 2016: A Developer's Guide to MIPI I3C Implementation
MIPI DevCon 2016: A Developer's Guide to MIPI I3C ImplementationMIPI DevCon 2016: A Developer's Guide to MIPI I3C Implementation
MIPI DevCon 2016: A Developer's Guide to MIPI I3C Implementation
 

Similar to Common High-Speed PCB Design Issues and How to Solve Them

P9 addressing signal_integrity_ in_ew_2015_final
P9 addressing signal_integrity_ in_ew_2015_finalP9 addressing signal_integrity_ in_ew_2015_final
P9 addressing signal_integrity_ in_ew_2015_final
Aamir Habib
 
Design Simulation and Measurement v3
Design Simulation and Measurement v3Design Simulation and Measurement v3
Design Simulation and Measurement v3
Xu Jiang
 
Lecture24 clockpower routing
Lecture24 clockpower routingLecture24 clockpower routing
Lecture24 clockpower routing
freeloadtailieu
 
ASIC Design Fundamentals.pptx
ASIC Design Fundamentals.pptxASIC Design Fundamentals.pptx
ASIC Design Fundamentals.pptx
RameshK531901
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
eInfochips (An Arrow Company)
 
Sonet fall2011
Sonet fall2011Sonet fall2011
Sonet fall2011
kongara
 
CMOS Analog IC design by Dr GS Javed - Refresher Course - Batch 1
CMOS Analog IC design by Dr GS Javed - Refresher Course - Batch 1CMOS Analog IC design by Dr GS Javed - Refresher Course - Batch 1
CMOS Analog IC design by Dr GS Javed - Refresher Course - Batch 1
Javed G S, PhD
 
Introduction to DSP
Introduction to DSPIntroduction to DSP
Introduction to DSP
EngrMujeebUrRehman1
 
Concept of Adaptive Transmission
Concept of Adaptive TransmissionConcept of Adaptive Transmission
Concept of Adaptive Transmission
Pavel Loskot
 
Part 3 Practical CFD(1).pdf
Part 3 Practical CFD(1).pdfPart 3 Practical CFD(1).pdf
Part 3 Practical CFD(1).pdf
SajawalNawaz5
 
Topic2a ss pipelines
Topic2a ss pipelinesTopic2a ss pipelines
Topic2a ss pipelines
turki_09
 
Adaptive Radio Links
Adaptive Radio LinksAdaptive Radio Links
Adaptive Radio Links
Pavel Loskot
 
seminar4
seminar4seminar4
seminar4
Renshou Dai
 
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
khalid noman husainy
 
01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha
swethamg18
 
Practical difficulties and how to avoid emc hazards in instrumentation
Practical difficulties and how to avoid emc hazards in instrumentation Practical difficulties and how to avoid emc hazards in instrumentation
Practical difficulties and how to avoid emc hazards in instrumentation
Dr.Lenin raja
 
INTRODUCTION_TO_IC
INTRODUCTION_TO_ICINTRODUCTION_TO_IC
INTRODUCTION_TO_IC
Ikhwan_Fakrudin
 
Intro
IntroIntro
EE 330 Lect 3 Spring 2022.pdf
EE 330 Lect 3 Spring 2022.pdfEE 330 Lect 3 Spring 2022.pdf
EE 330 Lect 3 Spring 2022.pdf
PatriciaTutuani1
 
IP based communications over satellites
IP based communications over satellitesIP based communications over satellites
IP based communications over satellites
Bektaş Şahin
 

Similar to Common High-Speed PCB Design Issues and How to Solve Them (20)

P9 addressing signal_integrity_ in_ew_2015_final
P9 addressing signal_integrity_ in_ew_2015_finalP9 addressing signal_integrity_ in_ew_2015_final
P9 addressing signal_integrity_ in_ew_2015_final
 
Design Simulation and Measurement v3
Design Simulation and Measurement v3Design Simulation and Measurement v3
Design Simulation and Measurement v3
 
Lecture24 clockpower routing
Lecture24 clockpower routingLecture24 clockpower routing
Lecture24 clockpower routing
 
ASIC Design Fundamentals.pptx
ASIC Design Fundamentals.pptxASIC Design Fundamentals.pptx
ASIC Design Fundamentals.pptx
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
 
Sonet fall2011
Sonet fall2011Sonet fall2011
Sonet fall2011
 
CMOS Analog IC design by Dr GS Javed - Refresher Course - Batch 1
CMOS Analog IC design by Dr GS Javed - Refresher Course - Batch 1CMOS Analog IC design by Dr GS Javed - Refresher Course - Batch 1
CMOS Analog IC design by Dr GS Javed - Refresher Course - Batch 1
 
Introduction to DSP
Introduction to DSPIntroduction to DSP
Introduction to DSP
 
Concept of Adaptive Transmission
Concept of Adaptive TransmissionConcept of Adaptive Transmission
Concept of Adaptive Transmission
 
Part 3 Practical CFD(1).pdf
Part 3 Practical CFD(1).pdfPart 3 Practical CFD(1).pdf
Part 3 Practical CFD(1).pdf
 
Topic2a ss pipelines
Topic2a ss pipelinesTopic2a ss pipelines
Topic2a ss pipelines
 
Adaptive Radio Links
Adaptive Radio LinksAdaptive Radio Links
Adaptive Radio Links
 
seminar4
seminar4seminar4
seminar4
 
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
 
01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha
 
Practical difficulties and how to avoid emc hazards in instrumentation
Practical difficulties and how to avoid emc hazards in instrumentation Practical difficulties and how to avoid emc hazards in instrumentation
Practical difficulties and how to avoid emc hazards in instrumentation
 
INTRODUCTION_TO_IC
INTRODUCTION_TO_ICINTRODUCTION_TO_IC
INTRODUCTION_TO_IC
 
Intro
IntroIntro
Intro
 
EE 330 Lect 3 Spring 2022.pdf
EE 330 Lect 3 Spring 2022.pdfEE 330 Lect 3 Spring 2022.pdf
EE 330 Lect 3 Spring 2022.pdf
 
IP based communications over satellites
IP based communications over satellitesIP based communications over satellites
IP based communications over satellites
 

More from EMA Design Automation

Serial Link Design - Meeting the Need for Speed
Serial Link Design - Meeting the Need for SpeedSerial Link Design - Meeting the Need for Speed
Serial Link Design - Meeting the Need for Speed
EMA Design Automation
 
Power Supply Webinar
Power Supply WebinarPower Supply Webinar
Power Supply Webinar
EMA Design Automation
 
How does your Stack-up, stack up?
How does your Stack-up, stack up?How does your Stack-up, stack up?
How does your Stack-up, stack up?
EMA Design Automation
 
Your Route to Design Success - PCB Routing Tips from the Pros
Your Route to Design Success - PCB Routing Tips from the ProsYour Route to Design Success - PCB Routing Tips from the Pros
Your Route to Design Success - PCB Routing Tips from the Pros
EMA Design Automation
 
Designing for RF - Tips and Tricks from the PCB Design Pros
Designing for RF - Tips and Tricks from the PCB Design ProsDesigning for RF - Tips and Tricks from the PCB Design Pros
Designing for RF - Tips and Tricks from the PCB Design Pros
EMA Design Automation
 
Design for Manufacturing (DFM) and Why it Matters
Design for Manufacturing (DFM) and Why it MattersDesign for Manufacturing (DFM) and Why it Matters
Design for Manufacturing (DFM) and Why it Matters
EMA Design Automation
 
Let's Get Flexible: Expert Tips for Designing Flex PCBs
Let's Get Flexible: Expert Tips for Designing Flex PCBsLet's Get Flexible: Expert Tips for Designing Flex PCBs
Let's Get Flexible: Expert Tips for Designing Flex PCBs
EMA Design Automation
 
Your PCB Power Delivery Network (PDN) Gives Your Board Life
Your PCB Power Delivery Network (PDN) Gives Your Board LifeYour PCB Power Delivery Network (PDN) Gives Your Board Life
Your PCB Power Delivery Network (PDN) Gives Your Board Life
EMA Design Automation
 
What's New - OrCAD 17.2 QIR 6
What's New - OrCAD 17.2 QIR 6What's New - OrCAD 17.2 QIR 6
What's New - OrCAD 17.2 QIR 6
EMA Design Automation
 
PCB Data Management Webinar
PCB Data Management WebinarPCB Data Management Webinar
PCB Data Management Webinar
EMA Design Automation
 
PCB Virtual Prototyping with PSpice
PCB Virtual Prototyping with PSpicePCB Virtual Prototyping with PSpice
PCB Virtual Prototyping with PSpice
EMA Design Automation
 
Modeling an Embedded Device for PSpice Simulation
Modeling an Embedded Device for PSpice SimulationModeling an Embedded Device for PSpice Simulation
Modeling an Embedded Device for PSpice Simulation
EMA Design Automation
 
PTC Live: Integrating PTC Windchill with Cadence PCB Design
PTC Live: Integrating PTC Windchill with Cadence PCB DesignPTC Live: Integrating PTC Windchill with Cadence PCB Design
PTC Live: Integrating PTC Windchill with Cadence PCB Design
EMA Design Automation
 
OrCAD Panel Editor
OrCAD Panel EditorOrCAD Panel Editor
OrCAD Panel Editor
EMA Design Automation
 
Implementing a Flexible Design Reuse Methodology
Implementing a Flexible Design Reuse MethodologyImplementing a Flexible Design Reuse Methodology
Implementing a Flexible Design Reuse Methodology
EMA Design Automation
 
ECAD MCAD Design Data Management with PTC Windchill and Cadence Allegro PCB
ECAD MCAD Design Data Management with PTC Windchill and Cadence Allegro PCBECAD MCAD Design Data Management with PTC Windchill and Cadence Allegro PCB
ECAD MCAD Design Data Management with PTC Windchill and Cadence Allegro PCB
EMA Design Automation
 
OrCAD Library Builder Overview Presentation
OrCAD Library Builder Overview PresentationOrCAD Library Builder Overview Presentation
OrCAD Library Builder Overview Presentation
EMA Design Automation
 
OrCAD Documentation Editor PCB Documentation Environment
OrCAD Documentation Editor PCB Documentation EnvironmentOrCAD Documentation Editor PCB Documentation Environment
OrCAD Documentation Editor PCB Documentation Environment
EMA Design Automation
 
PCB Design and Data Management
PCB Design and Data ManagementPCB Design and Data Management
PCB Design and Data Management
EMA Design Automation
 
Advanced Layout & Routing Techniques
Advanced Layout & Routing TechniquesAdvanced Layout & Routing Techniques
Advanced Layout & Routing Techniques
EMA Design Automation
 

More from EMA Design Automation (20)

Serial Link Design - Meeting the Need for Speed
Serial Link Design - Meeting the Need for SpeedSerial Link Design - Meeting the Need for Speed
Serial Link Design - Meeting the Need for Speed
 
Power Supply Webinar
Power Supply WebinarPower Supply Webinar
Power Supply Webinar
 
How does your Stack-up, stack up?
How does your Stack-up, stack up?How does your Stack-up, stack up?
How does your Stack-up, stack up?
 
Your Route to Design Success - PCB Routing Tips from the Pros
Your Route to Design Success - PCB Routing Tips from the ProsYour Route to Design Success - PCB Routing Tips from the Pros
Your Route to Design Success - PCB Routing Tips from the Pros
 
Designing for RF - Tips and Tricks from the PCB Design Pros
Designing for RF - Tips and Tricks from the PCB Design ProsDesigning for RF - Tips and Tricks from the PCB Design Pros
Designing for RF - Tips and Tricks from the PCB Design Pros
 
Design for Manufacturing (DFM) and Why it Matters
Design for Manufacturing (DFM) and Why it MattersDesign for Manufacturing (DFM) and Why it Matters
Design for Manufacturing (DFM) and Why it Matters
 
Let's Get Flexible: Expert Tips for Designing Flex PCBs
Let's Get Flexible: Expert Tips for Designing Flex PCBsLet's Get Flexible: Expert Tips for Designing Flex PCBs
Let's Get Flexible: Expert Tips for Designing Flex PCBs
 
Your PCB Power Delivery Network (PDN) Gives Your Board Life
Your PCB Power Delivery Network (PDN) Gives Your Board LifeYour PCB Power Delivery Network (PDN) Gives Your Board Life
Your PCB Power Delivery Network (PDN) Gives Your Board Life
 
What's New - OrCAD 17.2 QIR 6
What's New - OrCAD 17.2 QIR 6What's New - OrCAD 17.2 QIR 6
What's New - OrCAD 17.2 QIR 6
 
PCB Data Management Webinar
PCB Data Management WebinarPCB Data Management Webinar
PCB Data Management Webinar
 
PCB Virtual Prototyping with PSpice
PCB Virtual Prototyping with PSpicePCB Virtual Prototyping with PSpice
PCB Virtual Prototyping with PSpice
 
Modeling an Embedded Device for PSpice Simulation
Modeling an Embedded Device for PSpice SimulationModeling an Embedded Device for PSpice Simulation
Modeling an Embedded Device for PSpice Simulation
 
PTC Live: Integrating PTC Windchill with Cadence PCB Design
PTC Live: Integrating PTC Windchill with Cadence PCB DesignPTC Live: Integrating PTC Windchill with Cadence PCB Design
PTC Live: Integrating PTC Windchill with Cadence PCB Design
 
OrCAD Panel Editor
OrCAD Panel EditorOrCAD Panel Editor
OrCAD Panel Editor
 
Implementing a Flexible Design Reuse Methodology
Implementing a Flexible Design Reuse MethodologyImplementing a Flexible Design Reuse Methodology
Implementing a Flexible Design Reuse Methodology
 
ECAD MCAD Design Data Management with PTC Windchill and Cadence Allegro PCB
ECAD MCAD Design Data Management with PTC Windchill and Cadence Allegro PCBECAD MCAD Design Data Management with PTC Windchill and Cadence Allegro PCB
ECAD MCAD Design Data Management with PTC Windchill and Cadence Allegro PCB
 
OrCAD Library Builder Overview Presentation
OrCAD Library Builder Overview PresentationOrCAD Library Builder Overview Presentation
OrCAD Library Builder Overview Presentation
 
OrCAD Documentation Editor PCB Documentation Environment
OrCAD Documentation Editor PCB Documentation EnvironmentOrCAD Documentation Editor PCB Documentation Environment
OrCAD Documentation Editor PCB Documentation Environment
 
PCB Design and Data Management
PCB Design and Data ManagementPCB Design and Data Management
PCB Design and Data Management
 
Advanced Layout & Routing Techniques
Advanced Layout & Routing TechniquesAdvanced Layout & Routing Techniques
Advanced Layout & Routing Techniques
 

Recently uploaded

bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
Divyam548318
 
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTCHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
jpsjournal1
 
Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...
Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...
Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...
University of Maribor
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
wisnuprabawa3
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdfIron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
RadiNasr
 
Wearable antenna for antenna applications
Wearable antenna for antenna applicationsWearable antenna for antenna applications
Wearable antenna for antenna applications
Madhumitha Jayaram
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
MIGUELANGEL966976
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
Madan Karki
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
rpskprasana
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Christina Lin
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
kandramariana6
 
2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt
PuktoonEngr
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
Hitesh Mohapatra
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 

Recently uploaded (20)

bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
 
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTCHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECT
 
Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...
Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...
Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdfIron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
 
Wearable antenna for antenna applications
Wearable antenna for antenna applicationsWearable antenna for antenna applications
Wearable antenna for antenna applications
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
 
2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 

Common High-Speed PCB Design Issues and How to Solve Them

  • 1. 1 EMA Design Automation Common High-Speed Design Issues and How to Solve Them 10/16/2018 Real-Time Design: Address Errors As They Occur 1 Jerry Long Senior Applications Engineer
  • 2. 2 Defining the High-Speed Problem When designing “high-speed” circuits why can’t I… Keep Projects On Schedule? Avoid Late Stage Changes? Keep Build Costs Predictable?
  • 3. 3 Defining the Problem  What does “High-Speed” mean? − When the “path delay” of a signal is long compared to the rise-time of the conducted signal, it’s considered High-Speed − Practically every design today has some aspect of high-speed behavior involved  What problems do High-Speed signals present? − Signal “noise” − Destroys signal quality − Promotes EMI effects (electro-magnetic radiation) − Signal Timing − Signals aren’t arriving at their destinations when required High-Speed Design Issues
  • 4. 4 Defining the Problem  Signal noise is considered to be anything that is undesired or not intended − Signals need to be interpreted as “ones” and “zeros” − Noise tends to “muddy the waters” Signal Noise Want this… …but get this… …or worse!
  • 5. 5 Defining the Problem  Typically destroys signal quality  Noise is also unwanted signal radiation (EMI) Signal Noise !
  • 6. 6 Defining the Problem  Every signal needs to arrive at it’s destination within some specified time frame  Typical timing requirements involve times for: − Signal arrival − Signal remaining stable − Signal state to be recognized Timing D Clk QD Clk Q D Clk QD Clk QLogic Cloud Logic Cloudtco tpd tsu/th
  • 7. 7 Defining the Problem  Today’s design requirements and time-to-market demands don’t allow for open-ended build schedules  Therefore it is EXTREMELY important to find problems as early as possible to prevent: What are the Costs? Costly Re-spins Missed Time to Market Schedules Increase MFG Costs Project Delay Ripple Effect
  • 8. 8 A Closer Look – Causes of High-Speed Problems
  • 9. 9 Causes of High-Speed Problems  Most of the problems from high-speed circuits can be attributed to any combination of 3 subject areas − Impedance mis-matches − Coupling issues between adjacent “fast” signals − Return path discontinuities Impedance, Coupling, Return-Path
  • 10. 10 Causes of High-Speed Problems  Consistent impedance is VERY important for signal quality  Each segmented entity within a signal trace can have drastic changes in impedance values and cause a variety of problems if not consistent − Signal ringing − Overshoot & Undershoot (multiple threshold crossings) − Reflections Impedance Mismatches
  • 11. 11 Causes of High-Speed Problems  Impedance mismatching can also affect timing of your signals − The time required for the signal to reach it’s destination is directly related to the physical length of the trace as well as impedance − Accumulated delay caused by propagation, reflections, and distortions along the signal path reduce available margins Impedance Mismatches D Clk QD Clk Q D Clk QD Clk QLogic Cloud Logic Cloudtco tpd tsu/th Cl k Q accumulated delays accumulated delays required timing required timing resulting margin (slack)
  • 12. 12 Causes of High-Speed Problems  Now that I know I have impedance mismatches how do I resolve them? − Locate and move problematic segments − Resize trace widths − Alter stack-up dimensions  Typically a costly solution if the design has progressed to far! Impedance Mismatch Resolutions
  • 13. 13 Causes of High-Speed Problems  Coupling issues are a function of signal “edge” speed and the proximity of each signal trace to one another. − Signal transitions make things “interesting” − Fast signals are the aggressors and can “victimize” ANY adjacent trace − Long parallel runs are the easiest victims − Cause false switching points and unwanted noise Coupling Issues
  • 14. 14 Causes of High-Speed Problems  Stack-up can also affect coupling issues − Typical stack-up with minimal impact on coupling − But what if stack-up looks something like this… − This situation is not so obvious to diagnose Coupling Issues 5mil 5mil15mil 3.5mil 5mil 5mil15mil 3.5mil 35mil
  • 15. 15 Causes of High-Speed Problems  Resolving incidents of coupling can be costly as well!  Usually involve: − Trace-to-trace spacing too narrow – have to move one of the traces − Too long of a parallel routing length – disrupt the parallelism − Stack-up characteristics that promote it – alter the stack-up − Signal edges too fast for board design techniques – slow down the signal edges if possible Coupling Resolutions
  • 16. 16 Causes of High-Speed Problems  Return paths are very important to signal quality − Can affect trace impedance (reference for signal path) − Signal currents will use path of least resistance to return to the source − Split planes create gaps and return-path discontinuities − Any return path discontinuity will prevent current flow and effectively lengthen the return-path. Return-Path Discontinuities
  • 17. 17 Causes of High-Speed Problems  Return paths are very importance to signal quality − Discontinuous return paths can also generate unwanted radiated signal emissions from your board (EMI) Return-Path Discontinuities GND12V 3.3v 5v Impedance mismatch 1 Impedance mismatch 2 Impedance mismatch 3 Impedance mismatch 4 Radiation Radiation 5 milTOP Bottom Radiation
  • 18. 18 Causes of High-Speed Problems  Solving return-path issues usually involve: − Adding more reference planes (simple cases) − Moving power/ground planes around to avoid breaks under signal paths − Altering signal paths to avoid discontinuity Return-path Discontinuity Resolutions
  • 19. 19 Causes of High-Speed Problems  Prevalent timing issues due to: − Phase mismatching (diff-pairs) − Propagation delays (total & relative) − Impedance mismatching − Rise & fall time distortions − Threshold crossing distortions Impact to Signal Timing Requirements
  • 20. 20 Causes of High-Speed Problems  Must solve impedance related problems − Board alterations (see previous impedance discussion)  Make sure complete delay tracking on the path − Accounting for pin delays (die to package pin) − Accounting for any z-axis delay (via delays)  Resolve any phase issues with differential clocking signals − Lead to severe timing issues by distorting reference clocks Timing Specification Resolutions
  • 22. 22 Solutions for High-Speed Problems  Most designers employ a set of “Rule-of-Thumb” guidelines when dealing with PCB design − Usually a good starting point − But are no guarantee to find related problems − Typically have no ‘vision’ or feedback with regard to − Impedance − Coupling − Return-path reference − Signal Timing  Need more conclusive analysis during design cycle Is Rule-of-Thumb good enough?
  • 23. 23 Solutions for High-Speed Problems  Your Interconnect Is Interconnected − Designs are based on a compounding set of decisions  When one decision (especially a critical one) needs to be changed late in the process this can have a ripple effect throughout the design The cumulative effect of design errors Impedance issue identified late in design cycle … High Speed Route IC Placement based on route channel Via added to accommodate route changes to placement Backdrill required (cost adder) PI Issue due to vias Decaps added to compensate Other routes shoved Timing issue created Timing issue fixed by moving another component DFA issue created Escape via pattern needs to be changed Decap needed to be moved PI problem created PI problem fixed with more decaps Re-evaluate?
  • 24. 24 Wouldn’t it be better to know what potential problems you’re dealing with early in the design cycle ??
  • 25. 26 Solving High-Speed Problems in Real-Time With Real-Time Analysis you can… See & Fix Violations In Real-Time Eliminate Multiple Validation Iterations Streamline Design Release Process Improve Time To Market
  • 26. 27 10/16/2018 Real-Time Design: Address Errors As They Occur 27 Demo...
  • 27. 28 10/16/2018 Real-Time Design: Address Errors As They Occur 28 Thank you for joining us today. Please contact us for more information on OrCAD products, training, and services. 800-813-7494 info@ema-eda.com www.ema-eda.com Up next: Hi-Speed Design