IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
Motion compensation for hand held camera deviceseSAT Journals
Abstract
With handy camera image is not enough stable at that time stabilization method is used to recover that shaky effect. So, stabilization of image is concept to recover the scale and theta of shaky image. For that algorithm should be able to stabilize the image with maximum original information from that shaky input image. And from this image stabilization algorithm we can use this as a fundamental concept to stabilize the video. Here in this paper algorithm is applied for 2D image and measure the efficiency of that algorithm
Keywords: Motion estimation; Feature detection methods; FAST feature detection
Mixed approach for scheduling process in wimax for high qoseSAT Journals
Abstract
WiMAX(worldwide interoperability for Microwave Access) networks are the networks which are responsible for providing many services like video, data and voice. The WiMAX technology satisfies the modern need of broadband internet through wireless access. For managing all these services through WiMAX, IEEE802.16 gives QOS (Quality of Service) parameter. In WiMAX, a fundamental challenge is to achieve high QOS so that various parameters like waiting time, end to end delay can be minimized and other parameter like execution time and network utilization etc. To obtain high QOS there is scheduling algorithm which is implemented at the base station and subscriber stations. In this paper we discuss scheduling algorithms and also compare the parameters (waiting time, turnaround time, execution time, packet drop age and packet delivery). We purpose a scheduling algorithm which is combination of greedy latency, distance calculation of user from base station, calculate the burst time and apply SJF on that burst values.
Keywords: WiMAX, QOS, IEEE802.16, Scheduling, FCFS (first come first serve), SJF(Shortest job First), Latency.
This document describes the design and implementation of a power optimized 32-bit floating point arithmetic logic unit (ALU) using a block enabling technique. It discusses the motivation, introduction, literature survey, objectives, floating point ALU design, block enabling technique, tools used, and plan of action. The document presents the design of floating point addition, subtraction, multiplication, and division modules. It compares the synthesis results and power analysis of the proposed floating point ALU with block enabling to a conventional floating point ALU. The goal is to reduce power consumption by limiting unnecessary switching activities through the block enabling technique.
Abstract: In this paper VHDL implementation of 64-bit arithmetic logic unit (ALU) is presented. The design was implemented using VHDL Xilinx Synthesis tool ISE 9.1 and targeted for Spartan device. ALU was designed to perform arithmetic operation and logical operations such as addition , subtraction using 64-bit fast adder, logical operations such as AND, OR, XOR and NOT operations, 1’scomplement, rotate operations and compare. ALU consist of two input registers to hold the data during operation, one output register to hold the result of operation, 64-bit fast adder with 2’s complement circuit to perform subtraction and logic gates to perform logical operation. The maximum propagation delay is 13.588ns and power dissipation is 38mW. Keywords: ALU, Fast Adder, XILINX, VHDL
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...iosrjce
Field Programmable Gate Arrays (FPGA) are increasingly being used to design high- end
computationally intense microprocessors capable of handling both fixed and floating- point mathematical
operations. Addition is the most complex operation in a floating-point unit and offers major delay while taking
significant area. Over the years, the VLSI community has developed many floating-point adder algorithms
mainly aimed to reduce the overall latency. The Objective of this paper to implement the 32 bit binary floating
point adder with minimum time. Floating point numbers are used in various applications such as medical
imaging, radar, telecommunications Etc. Here pipelined architecture is used in order to increase the
performance and the design is achieved to increase the operating frequency. The logic is designed using VHDL.
This paper discusses in detail the best possible FPGA implementation will act as an important design resource.
The performance criterion is latency in all the cases. The algorithms are compared for overall latency, area,
and levels of logic and analyzed specifically for one of the latest FPGA architectures provided by Xilinx.
Digital Implementation of Fuzzy Logic Controller for Real Time Position Contr...IOSR Journals
Fuzzy Logic Controller (FLC) systems have emerged as one of the most promising areas for
Industrial Applications. The highly growth of fuzzy logic applications led to the need of finding efficient way to
hardware implementation. Field Programmable Gate Array (FPGA) is the most important tool for hardware
implementation due to low consumption of energy, high speed of operation and large capacity of data storage.
In this paper, instead of an introduction to fuzzy logic control methodology, we have demonstrated the
implementation of a FLC through the use of the Very high speed integrated circuits Hardware Description
Language (VHDL) code. FLC is designed for position control of BLDC Motor. VHDL has been used to develop
FLC on FPGA. A Mamdani type FLC structure has been used to obtain the controller output. The controller
algorithm developed synthesized, simulated and implemented on FPGA Spartan 3E board.
Delayed feedback control of nonlinear phenomena in indirect field oriented co...eSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
Motion compensation for hand held camera deviceseSAT Journals
Abstract
With handy camera image is not enough stable at that time stabilization method is used to recover that shaky effect. So, stabilization of image is concept to recover the scale and theta of shaky image. For that algorithm should be able to stabilize the image with maximum original information from that shaky input image. And from this image stabilization algorithm we can use this as a fundamental concept to stabilize the video. Here in this paper algorithm is applied for 2D image and measure the efficiency of that algorithm
Keywords: Motion estimation; Feature detection methods; FAST feature detection
Mixed approach for scheduling process in wimax for high qoseSAT Journals
Abstract
WiMAX(worldwide interoperability for Microwave Access) networks are the networks which are responsible for providing many services like video, data and voice. The WiMAX technology satisfies the modern need of broadband internet through wireless access. For managing all these services through WiMAX, IEEE802.16 gives QOS (Quality of Service) parameter. In WiMAX, a fundamental challenge is to achieve high QOS so that various parameters like waiting time, end to end delay can be minimized and other parameter like execution time and network utilization etc. To obtain high QOS there is scheduling algorithm which is implemented at the base station and subscriber stations. In this paper we discuss scheduling algorithms and also compare the parameters (waiting time, turnaround time, execution time, packet drop age and packet delivery). We purpose a scheduling algorithm which is combination of greedy latency, distance calculation of user from base station, calculate the burst time and apply SJF on that burst values.
Keywords: WiMAX, QOS, IEEE802.16, Scheduling, FCFS (first come first serve), SJF(Shortest job First), Latency.
This document describes the design and implementation of a power optimized 32-bit floating point arithmetic logic unit (ALU) using a block enabling technique. It discusses the motivation, introduction, literature survey, objectives, floating point ALU design, block enabling technique, tools used, and plan of action. The document presents the design of floating point addition, subtraction, multiplication, and division modules. It compares the synthesis results and power analysis of the proposed floating point ALU with block enabling to a conventional floating point ALU. The goal is to reduce power consumption by limiting unnecessary switching activities through the block enabling technique.
Abstract: In this paper VHDL implementation of 64-bit arithmetic logic unit (ALU) is presented. The design was implemented using VHDL Xilinx Synthesis tool ISE 9.1 and targeted for Spartan device. ALU was designed to perform arithmetic operation and logical operations such as addition , subtraction using 64-bit fast adder, logical operations such as AND, OR, XOR and NOT operations, 1’scomplement, rotate operations and compare. ALU consist of two input registers to hold the data during operation, one output register to hold the result of operation, 64-bit fast adder with 2’s complement circuit to perform subtraction and logic gates to perform logical operation. The maximum propagation delay is 13.588ns and power dissipation is 38mW. Keywords: ALU, Fast Adder, XILINX, VHDL
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Pr...iosrjce
Field Programmable Gate Arrays (FPGA) are increasingly being used to design high- end
computationally intense microprocessors capable of handling both fixed and floating- point mathematical
operations. Addition is the most complex operation in a floating-point unit and offers major delay while taking
significant area. Over the years, the VLSI community has developed many floating-point adder algorithms
mainly aimed to reduce the overall latency. The Objective of this paper to implement the 32 bit binary floating
point adder with minimum time. Floating point numbers are used in various applications such as medical
imaging, radar, telecommunications Etc. Here pipelined architecture is used in order to increase the
performance and the design is achieved to increase the operating frequency. The logic is designed using VHDL.
This paper discusses in detail the best possible FPGA implementation will act as an important design resource.
The performance criterion is latency in all the cases. The algorithms are compared for overall latency, area,
and levels of logic and analyzed specifically for one of the latest FPGA architectures provided by Xilinx.
Digital Implementation of Fuzzy Logic Controller for Real Time Position Contr...IOSR Journals
Fuzzy Logic Controller (FLC) systems have emerged as one of the most promising areas for
Industrial Applications. The highly growth of fuzzy logic applications led to the need of finding efficient way to
hardware implementation. Field Programmable Gate Array (FPGA) is the most important tool for hardware
implementation due to low consumption of energy, high speed of operation and large capacity of data storage.
In this paper, instead of an introduction to fuzzy logic control methodology, we have demonstrated the
implementation of a FLC through the use of the Very high speed integrated circuits Hardware Description
Language (VHDL) code. FLC is designed for position control of BLDC Motor. VHDL has been used to develop
FLC on FPGA. A Mamdani type FLC structure has been used to obtain the controller output. The controller
algorithm developed synthesized, simulated and implemented on FPGA Spartan 3E board.
Delayed feedback control of nonlinear phenomena in indirect field oriented co...eSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
IRJET-Hardware Co-Simulation of Classical Edge Detection Algorithms using Xil...IRJET Journal
This document describes hardware co-simulation of classical edge detection algorithms using Xilinx System Generator. It presents designs for Robert, Prewitt, and Sobel edge detection operators using minimum FPGA resources. The designs were tested on a Spartan-3E FPGA board using JTAG hardware co-simulation. Results show the Sobel operator provides the best edge detection, followed by Prewitt and Robert. Compared to prior work, the proposed designs utilize significantly fewer FPGA slices, flip flops, and lookup tables, demonstrating more efficient implementation of the classical edge detection algorithms.
The document presents the modeling and real-time simulation of an induction motor using RT-LAB software. RT-LAB allows converting Simulink models to real-time simulations that can run across multiple processors. The paper discusses the mathematical model of an induction motor and its implementation in RT-LAB. Two models are presented - one where data is transferred during simulation using OpComm blocks, and another where data is recorded using OpWriteFile blocks and transferred after simulation. Simulation results are presented for an induction motor with described parameters running on an RT-LAB configuration.
16-bit ALU(Arithmetic Logic Unit) using 130nm process. Software tools that were used are Cadence, HSpice, Design Vision, Siliconsmart, Waveview, Encounter and Primetime
A Computers Architecture project on Barrel shifterssvrohith 9
A Barrel Shifter is a logic component that perform shift or rotate operations. Barrel shifters are applicable for digital signal processors and processors, here we designed 16-bit barrel shifter using 2X1 MUXs in Logisim simulation
Fuzzy Control of Yaw and Roll Angles of a Simulated Helicopter Model Includes...ijeei-iaes
Fuzzy logic controller (FLC) is a heuristic method by If-Then Rules which resembles human intelligence and it is a good method for designing Non-linear control systems. In this paper, an arbitrary helicopter model includes articulated manipulators has been simulated with Matlab SimMechanics toolbox. Due to the difficulties of modeling this complex system, a fuzzy controller with simple fuzzy rules has been designed for its yaw and roll angles in order to stabilize the helicopter while it is in the presence of disturbances or its manipulators are moving for a task. Results reveal that a simple FLC can appropriately control this system.
The document describes the design and implementation of a 64-bit arithmetic logic unit (ALU) for an instruction set architecture. It compares the speed and power consumption of the ALU implemented on different field programmable gate arrays (FPGAs). Key aspects of the ALU design include 16 supported instructions, a power down mode to reduce power consumption when idle, and synthesis for a Spartan2 FPGA using Verilog. Performance metrics like speed, power usage, and resource utilization are reported for the ALU implemented on several FPGAs.
The Data Acquisition and Processing Based on MEMS AccelerometerIJRES Journal
This document discusses the design of a data acquisition system using a MEMS accelerometer. It includes:
1) A hardware system is designed using an STM32 microprocessor and ADXL345 accelerometer to acquire acceleration data via I2C communication.
2) Software is developed to read acceleration registers, transmit data to a PC, and receive it using a debugging assistant.
3) Data processing techniques are applied including curve fitting to reduce noise and coordinate transformations to eliminate gravity's effect and calculate motion trajectories using double integration of acceleration data.
4) The acceleration data is simulated in MATLAB to generate the trajectory of the input component as it rotates in 3D space.
This document summarizes 6 different studies on floating point unit designs. The studies examined fully pipelined single-precision units, energy efficient designs, fused add-subtract units, optimized logarithmic architectures, unified rectangular designs, and an FPGA implementation. The studies described the architectures, advantages like performance and power improvements, and disadvantages like increased complexity. Overall, the document reviews optimizations for floating point units across different technologies.
Design of low power barrel shifter and rotator using two phase clocked adiaba...eSAT Publishing House
This document summarizes the design of low power barrel shifters and rotators using two phase clocked adiabatic static CMOS logic. Barrel shifters and rotators were designed using a multiplexer-based approach and simulated in a 45nm CMOS process. The power consumption of the 2PASCL barrel shifter, rotator, and shifter/rotator circuits were compared to their static CMOS counterparts, showing a 69.67% reduction in power consumption for the 2PASCL circuits. Simulation results demonstrated the suitability of 2PASCL logic for low power applications like digital signal processors that require high speed and low power operation.
An Arithmetic Logic Unit (ALU) is a functional block of any
processor. It is used to perform arithmetical and logical
operations. ALU’s are designed to perform integer based
operations. In this module, we have designed an ALU which
performs certain specific operations on 32 bit numbers.
The arithmetic operations performed are: Addition, subtraction
and multiplication. The logical operations performed are: AND,
OR, XNOR, left shift and right shift.
The behavioral Verilog code and testbench were simulated using
MODELSIM to verify the functionality.
The individual gates (INVERTER, NAND2, NOR2, XOR2, OAI3222,
AOI22, MUX2:1) which constituted to the cell library were laid out
in CADENCE. The DRC and LVS run were successfully completed
to ensure usage. These individual layouts were combined and the
combined DRC was run without any errors.
The D flip flop (DFF) was laid out and the static timing analysis
were done using Waveform viewer and it’s functionality was
verified and the D flip flop times were calculated.
By putting together these cells which were designed, the ALU was
developed and the outputs were obtained.
A Comparative Study of PID and Fuzzy Controller for Speed Control of Brushles...IRJET Journal
This document presents a comparative study of PID and fuzzy controllers for speed control of a brushless DC motor. It first describes the modeling of a BLDC motor, including its circuit equations and torque generation model. It then discusses the speed control system block diagram and describes how a PID and fuzzy logic controller can be implemented for inner and outer control loops. The PID controller aims to reduce rise time, overshoot, settling time and steady state error. The fuzzy controller does not require a mathematical model and is based on linguistic rules to account for human control knowledge. MATLAB/Simulink is used to simulate and compare the performance of PID and fuzzy controllers for BLDC motor speed control.
Fabric design pattern feeding through human machine interface (hmi) for an el...eSAT Journals
Abstract
This work mainly focused on improving performance of a semi-automated weaving loom by replacing conventional cylinder with
solenoid array. A human machine interface (HMI) based system is introduced to ensure design edit on loom without the help of
personal computer (PC). Solenoid arrays are controlled by a HMI and a simple microcontroller instead of PC. The technology
behinds the viewable and editable designs of human machine interface without personal computer are explained. Design patterns
are stored in either SD card or USB memory device in the format of bitmap. All hardware models are simulated and verified
forsemi-automated conventional weaving loom.
Key Words: HMI, Microcontroller, Card, Electronic Jacquard, Solenoid Array, Semi Automated Loom, Fabric Design.
This document describes a virtual lab for electronics that was created to address issues with limited hardware availability and large student-to-equipment ratios in university labs. The virtual lab allows students to design and simulate electronic circuits online through a web browser without needing to download any software. It includes models for common circuit components and can simulate circuits defined by the user. Analysis types like DC, transient, and AC can then be performed on the simulated circuits. Screenshots show an example circuit and output graph from the virtual lab. The goal is to help students learn circuit design and analysis through virtual experimentation before working with physical hardware.
This document describes the modeling and control of a helicopter (CE 150) system connected to a computer. It includes:
1) An overview of the helicopter hardware, software environments, and its two degrees of freedom (elevation and azimuth).
2) The development of nonlinear and linear mathematical models from balancing forces and moments. System parameters are identified.
3) Details on the hardware (I/O cards) and software used to control the helicopter from a computer in real-time, including MATLAB and Simulink.
4) The design of PID and state feedback controllers using pole placement to control the helicopter dynamics.
Clock gated and enable-controlled 64-bit alu architecture for low-power appli...eSAT Journals
Abstract
The Arithmetic Logic Unit (ALU) design is very important in any Integrated Circuit based processing system. An ALU is also
called the brain of any computing system. The Arithmetic operation and Logic operations are processed by ALU to serve the
execution of hardware computing. In the proposed design a 64-bit ALU with clock gating is implemented on FPGA for low power
and high speed applications. A low power consuming system offers the benefits like device portability, long battery life, good
performance criteria, etc. To achieve low power operational performance various techniques have been proposed in previous
works. Modification of hardware design provides the desired low power feature up to some extent of desired performance. The
power consumption can also be affected by controlling the duration of the operation of the circuit. The circuit enable control logic
provides transition signals to the operational circuit only for the duration until the results are calculated by the circuit. Once the
results are generated the circuit activity is disabled. This saves the power consumption during the extra clock operations that is
used after the generation of result by the circuit in the signal transition by the intermediate circuit. The Clock gating reduces
power by controlling the clock signal activity that in turn controls the transition of logic values in the sub-blocks of the ALU. The
power required in the undesired transitions is thus saved. The proposed design is implemented and simulated on Xilinx XC3S500E
FPGA and its software simulation is performed on Xilinx ISE Test-bench Simulator.
Keywords: ALU, Clock Gating, Dynamic Power, FPGA, Opcode, Operand, Xilinx ISE etc.
- Defined the specifications and designed an architecture of the MSDAP chip that performs convolution of two signals in least possible area & power.
- Implemented a RTL model of the MSDAP chip which consists of a Controller, ALU, Memories and Serial communication Unit.
- Synthesized the design in Synopsys Design Vision and functionality was verified using the Modelsim
- Final physical design was generated using the IC Compiler.
This document describes applying active disturbance rejection control (ADRC) to a Toyota hybrid synergy drive system. It provides background on PID controllers and introduces ADRC as an alternative. ADRC incorporates a transient profile generator, nonlinear feedback, and an extended state observer. The document simulates an ADRC controller for a Toyota hybrid powertrain model. Simulation results show the extended state observer can accurately estimate the state of charge over time, with the error decreasing to near zero. In conclusion, ADRC shows potential for controlling unknown parameters in hybrid electric vehicles.
This paper presents an adaptive functional-based Neuro-fuzzy-PID incremental (NFPID) controller structure that can be tuned either offline or online according to required controller performance. First, differential membership functions are used to represent the fuzzy membership functions of the input-output space of the three term controller. Second, controller rules are generated based on the discrete proportional, derivative, and integral function for the fuzzy space. Finally, a fully differentiable fuzzy neural network is constructed to represent the developed controller for either offline or online controller parameter adaptation. Two different adaptation methods are used for controller tuning, offline method based on controller transient performance cost function optimization using Bees Algorithm, and online method based on tracking error minimization using back-propagation with momentum algorithm. The proposed control system was tested to show the validity of the controller structure over a fixed PID controller gains to control SCARA type robot arm.
This document discusses different methods for demodulating frequency modulated (FM) signals, including conventional diode detectors and square-law detectors as well as non-conventional energy-based demodulators using the Teager Energy Operator (TEO). It proposes a novel implementation of a diode detector circuit in MATLAB and compares the performance of a single TEO to a dual TEO configuration, finding that the dual TEO has lower total harmonic distortion. Simulation results show that the discussed demodulation methods can successfully extract information from FM signals.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IRJET-Hardware Co-Simulation of Classical Edge Detection Algorithms using Xil...IRJET Journal
This document describes hardware co-simulation of classical edge detection algorithms using Xilinx System Generator. It presents designs for Robert, Prewitt, and Sobel edge detection operators using minimum FPGA resources. The designs were tested on a Spartan-3E FPGA board using JTAG hardware co-simulation. Results show the Sobel operator provides the best edge detection, followed by Prewitt and Robert. Compared to prior work, the proposed designs utilize significantly fewer FPGA slices, flip flops, and lookup tables, demonstrating more efficient implementation of the classical edge detection algorithms.
The document presents the modeling and real-time simulation of an induction motor using RT-LAB software. RT-LAB allows converting Simulink models to real-time simulations that can run across multiple processors. The paper discusses the mathematical model of an induction motor and its implementation in RT-LAB. Two models are presented - one where data is transferred during simulation using OpComm blocks, and another where data is recorded using OpWriteFile blocks and transferred after simulation. Simulation results are presented for an induction motor with described parameters running on an RT-LAB configuration.
16-bit ALU(Arithmetic Logic Unit) using 130nm process. Software tools that were used are Cadence, HSpice, Design Vision, Siliconsmart, Waveview, Encounter and Primetime
A Computers Architecture project on Barrel shifterssvrohith 9
A Barrel Shifter is a logic component that perform shift or rotate operations. Barrel shifters are applicable for digital signal processors and processors, here we designed 16-bit barrel shifter using 2X1 MUXs in Logisim simulation
Fuzzy Control of Yaw and Roll Angles of a Simulated Helicopter Model Includes...ijeei-iaes
Fuzzy logic controller (FLC) is a heuristic method by If-Then Rules which resembles human intelligence and it is a good method for designing Non-linear control systems. In this paper, an arbitrary helicopter model includes articulated manipulators has been simulated with Matlab SimMechanics toolbox. Due to the difficulties of modeling this complex system, a fuzzy controller with simple fuzzy rules has been designed for its yaw and roll angles in order to stabilize the helicopter while it is in the presence of disturbances or its manipulators are moving for a task. Results reveal that a simple FLC can appropriately control this system.
The document describes the design and implementation of a 64-bit arithmetic logic unit (ALU) for an instruction set architecture. It compares the speed and power consumption of the ALU implemented on different field programmable gate arrays (FPGAs). Key aspects of the ALU design include 16 supported instructions, a power down mode to reduce power consumption when idle, and synthesis for a Spartan2 FPGA using Verilog. Performance metrics like speed, power usage, and resource utilization are reported for the ALU implemented on several FPGAs.
The Data Acquisition and Processing Based on MEMS AccelerometerIJRES Journal
This document discusses the design of a data acquisition system using a MEMS accelerometer. It includes:
1) A hardware system is designed using an STM32 microprocessor and ADXL345 accelerometer to acquire acceleration data via I2C communication.
2) Software is developed to read acceleration registers, transmit data to a PC, and receive it using a debugging assistant.
3) Data processing techniques are applied including curve fitting to reduce noise and coordinate transformations to eliminate gravity's effect and calculate motion trajectories using double integration of acceleration data.
4) The acceleration data is simulated in MATLAB to generate the trajectory of the input component as it rotates in 3D space.
This document summarizes 6 different studies on floating point unit designs. The studies examined fully pipelined single-precision units, energy efficient designs, fused add-subtract units, optimized logarithmic architectures, unified rectangular designs, and an FPGA implementation. The studies described the architectures, advantages like performance and power improvements, and disadvantages like increased complexity. Overall, the document reviews optimizations for floating point units across different technologies.
Design of low power barrel shifter and rotator using two phase clocked adiaba...eSAT Publishing House
This document summarizes the design of low power barrel shifters and rotators using two phase clocked adiabatic static CMOS logic. Barrel shifters and rotators were designed using a multiplexer-based approach and simulated in a 45nm CMOS process. The power consumption of the 2PASCL barrel shifter, rotator, and shifter/rotator circuits were compared to their static CMOS counterparts, showing a 69.67% reduction in power consumption for the 2PASCL circuits. Simulation results demonstrated the suitability of 2PASCL logic for low power applications like digital signal processors that require high speed and low power operation.
An Arithmetic Logic Unit (ALU) is a functional block of any
processor. It is used to perform arithmetical and logical
operations. ALU’s are designed to perform integer based
operations. In this module, we have designed an ALU which
performs certain specific operations on 32 bit numbers.
The arithmetic operations performed are: Addition, subtraction
and multiplication. The logical operations performed are: AND,
OR, XNOR, left shift and right shift.
The behavioral Verilog code and testbench were simulated using
MODELSIM to verify the functionality.
The individual gates (INVERTER, NAND2, NOR2, XOR2, OAI3222,
AOI22, MUX2:1) which constituted to the cell library were laid out
in CADENCE. The DRC and LVS run were successfully completed
to ensure usage. These individual layouts were combined and the
combined DRC was run without any errors.
The D flip flop (DFF) was laid out and the static timing analysis
were done using Waveform viewer and it’s functionality was
verified and the D flip flop times were calculated.
By putting together these cells which were designed, the ALU was
developed and the outputs were obtained.
A Comparative Study of PID and Fuzzy Controller for Speed Control of Brushles...IRJET Journal
This document presents a comparative study of PID and fuzzy controllers for speed control of a brushless DC motor. It first describes the modeling of a BLDC motor, including its circuit equations and torque generation model. It then discusses the speed control system block diagram and describes how a PID and fuzzy logic controller can be implemented for inner and outer control loops. The PID controller aims to reduce rise time, overshoot, settling time and steady state error. The fuzzy controller does not require a mathematical model and is based on linguistic rules to account for human control knowledge. MATLAB/Simulink is used to simulate and compare the performance of PID and fuzzy controllers for BLDC motor speed control.
Fabric design pattern feeding through human machine interface (hmi) for an el...eSAT Journals
Abstract
This work mainly focused on improving performance of a semi-automated weaving loom by replacing conventional cylinder with
solenoid array. A human machine interface (HMI) based system is introduced to ensure design edit on loom without the help of
personal computer (PC). Solenoid arrays are controlled by a HMI and a simple microcontroller instead of PC. The technology
behinds the viewable and editable designs of human machine interface without personal computer are explained. Design patterns
are stored in either SD card or USB memory device in the format of bitmap. All hardware models are simulated and verified
forsemi-automated conventional weaving loom.
Key Words: HMI, Microcontroller, Card, Electronic Jacquard, Solenoid Array, Semi Automated Loom, Fabric Design.
This document describes a virtual lab for electronics that was created to address issues with limited hardware availability and large student-to-equipment ratios in university labs. The virtual lab allows students to design and simulate electronic circuits online through a web browser without needing to download any software. It includes models for common circuit components and can simulate circuits defined by the user. Analysis types like DC, transient, and AC can then be performed on the simulated circuits. Screenshots show an example circuit and output graph from the virtual lab. The goal is to help students learn circuit design and analysis through virtual experimentation before working with physical hardware.
This document describes the modeling and control of a helicopter (CE 150) system connected to a computer. It includes:
1) An overview of the helicopter hardware, software environments, and its two degrees of freedom (elevation and azimuth).
2) The development of nonlinear and linear mathematical models from balancing forces and moments. System parameters are identified.
3) Details on the hardware (I/O cards) and software used to control the helicopter from a computer in real-time, including MATLAB and Simulink.
4) The design of PID and state feedback controllers using pole placement to control the helicopter dynamics.
Clock gated and enable-controlled 64-bit alu architecture for low-power appli...eSAT Journals
Abstract
The Arithmetic Logic Unit (ALU) design is very important in any Integrated Circuit based processing system. An ALU is also
called the brain of any computing system. The Arithmetic operation and Logic operations are processed by ALU to serve the
execution of hardware computing. In the proposed design a 64-bit ALU with clock gating is implemented on FPGA for low power
and high speed applications. A low power consuming system offers the benefits like device portability, long battery life, good
performance criteria, etc. To achieve low power operational performance various techniques have been proposed in previous
works. Modification of hardware design provides the desired low power feature up to some extent of desired performance. The
power consumption can also be affected by controlling the duration of the operation of the circuit. The circuit enable control logic
provides transition signals to the operational circuit only for the duration until the results are calculated by the circuit. Once the
results are generated the circuit activity is disabled. This saves the power consumption during the extra clock operations that is
used after the generation of result by the circuit in the signal transition by the intermediate circuit. The Clock gating reduces
power by controlling the clock signal activity that in turn controls the transition of logic values in the sub-blocks of the ALU. The
power required in the undesired transitions is thus saved. The proposed design is implemented and simulated on Xilinx XC3S500E
FPGA and its software simulation is performed on Xilinx ISE Test-bench Simulator.
Keywords: ALU, Clock Gating, Dynamic Power, FPGA, Opcode, Operand, Xilinx ISE etc.
- Defined the specifications and designed an architecture of the MSDAP chip that performs convolution of two signals in least possible area & power.
- Implemented a RTL model of the MSDAP chip which consists of a Controller, ALU, Memories and Serial communication Unit.
- Synthesized the design in Synopsys Design Vision and functionality was verified using the Modelsim
- Final physical design was generated using the IC Compiler.
This document describes applying active disturbance rejection control (ADRC) to a Toyota hybrid synergy drive system. It provides background on PID controllers and introduces ADRC as an alternative. ADRC incorporates a transient profile generator, nonlinear feedback, and an extended state observer. The document simulates an ADRC controller for a Toyota hybrid powertrain model. Simulation results show the extended state observer can accurately estimate the state of charge over time, with the error decreasing to near zero. In conclusion, ADRC shows potential for controlling unknown parameters in hybrid electric vehicles.
This paper presents an adaptive functional-based Neuro-fuzzy-PID incremental (NFPID) controller structure that can be tuned either offline or online according to required controller performance. First, differential membership functions are used to represent the fuzzy membership functions of the input-output space of the three term controller. Second, controller rules are generated based on the discrete proportional, derivative, and integral function for the fuzzy space. Finally, a fully differentiable fuzzy neural network is constructed to represent the developed controller for either offline or online controller parameter adaptation. Two different adaptation methods are used for controller tuning, offline method based on controller transient performance cost function optimization using Bees Algorithm, and online method based on tracking error minimization using back-propagation with momentum algorithm. The proposed control system was tested to show the validity of the controller structure over a fixed PID controller gains to control SCARA type robot arm.
This document discusses different methods for demodulating frequency modulated (FM) signals, including conventional diode detectors and square-law detectors as well as non-conventional energy-based demodulators using the Teager Energy Operator (TEO). It proposes a novel implementation of a diode detector circuit in MATLAB and compares the performance of a single TEO to a dual TEO configuration, finding that the dual TEO has lower total harmonic distortion. Simulation results show that the discussed demodulation methods can successfully extract information from FM signals.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
This document discusses voice modification techniques. It compares four models for voice modification: LPC, H/S, TD-PSOLA, and MBR-PSOLA. TD-PSOLA relies on pitch-synchronous overlap-add and modifies the speech signal in the time domain based on analysis and synthesis markings. The document implements a voice modification system using TD-PSOLA that can modify vocal tract, pitch, and time scale parameters to change voice quality, such as making a female voice sound more husky or nasal. Results show the algorithm can effectively modify input voices as desired.
This document describes a study analyzing the effects of different shear wall configurations on a 5-story commercial building located in seismic Zone IV. The building is modeled and analyzed using STAAD-Pro software. Four cases are considered: 1) no shear walls, 2) shear walls in one configuration, 3) shear walls in a different configuration, and 4) shear walls in another configuration. Floor-by-floor axial loads and bending moments are calculated and compared for selected columns in each case to determine the impact of shear wall placement on structural demands. Results show reductions in axial loads and moments with the addition of shear walls compared to the no shear wall case.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
This document discusses the design and development of small wind energy systems for off-grid power generation in India. It provides an overview of wind power technologies and their use in India. The key points are:
- Small wind turbines between 50W to 30kW can provide power for homes, communities and rural electrification in areas without access to centralized power grids.
- India has significant wind power potential and was the 5th largest market globally in 2013. Various policies promote wind power development and capacity has grown substantially.
- Small wind turbines convert the kinetic energy of wind into mechanical power via the rotor and generator, then into electricity. They can meet local energy needs in a cost-effective and environmentally friendly way
This document summarizes a research paper that classified multi-date remote sensing images using NDVI values. It discusses how NDVI values were calculated from Terra satellite imagery using red and infrared band values. A similarity measure formula was proposed to classify images based on comparing NDVI values of unknown images to reference images. The formula measured similarity between image windows using sum of absolute differences of NDVI values. Five Terra images from different dates were classified into 20 reference classes using this approach.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
SYSTEM ON PROGRAMMABLE CHIP FOR PERFOMANCE ESTIMATION OF LOOM MACHINEVLSICS Design
System on programmable chip for the performance estimation of loom machine, which calculates the efficiency and meter count for weaved cloth automatically. Also it calculates the efficiency of loom machine. Previously the same was done using manual process which was not efficient. This article is intended for loom machines which are not modern.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology.
Design of 16 bit low power processor using clock gating technique 2-3IAEME Publication
This document summarizes a research paper that presents the design of a 16-bit low power processor using clock gating technique. It describes how clock gating works to reduce power by disabling the clock signal to idle components. The paper outlines the design of a 16-bit RISC processor architecture and instruction format. Clock gating is applied at the gate and register transfer levels by inserting AND gates to selectively disable clocks. Simulation results show the processor executing sample instructions and a 23.15% reduction in total power is achieved through clock gating.
Design & implementation of 16 bit low power ALU with clock gatingIRJET Journal
This document describes the design and implementation of a low power 16-bit arithmetic logic unit (ALU) using clock gating. Clock gating is used to selectively clock only the active modules of the ALU, reducing dynamic power consumption by an estimated 66.7%. The ALU uses a variable block length carry skip adder for arithmetic operations and supports logic operations. It is implemented in VHDL and synthesized on a Xilinx Spartan 3E FPGA, achieving a maximum frequency of 65.19MHz with reduced power consumption compared to a non-clock gated design. Clock gating selectively activates either the arithmetic or logic units using control signals to reduce unnecessary switching activity and lower dynamic power dissipation.
This document describes the design and analysis of a low power 16-bit RISC processor using a 2-stage pipelined architecture. The processor was implemented using Verilog HDL on a Xilinx FPGA and consists of an ALU, barrel shifter, and universal shift register. A clock gating technique was used to reduce dynamic power consumption. Simulation results showed the processor operates at 100MHz with a latency of 1.5 cycles and total power dissipation of 0.220 watts, demonstrating the effectiveness of the low power pipelined design.
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...Silicon Mentor
Floating point numbers are used in various applications such as medical imaging, radar, telecommunications Etc. This paper deals with the comparison of various arithmetic modules and the implementation of optimized floating point ALU. For more info download this file or visit us at:
http://www.siliconmentor.com/
Implementation of an arithmetic logic using area efficient carry lookahead adderVLSICS Design
An arithmetic logic unit acts as the basic building blocks or cell of a central processing unit of a computer.
And it is a digital circuit comprised of the basic electronics components, which is used to perform various
function of arithmetic and logic and integral operations further the purpose of this work is to propose the
design of an 8-bit ALU which supports 4-bit multiplication. Thus, the functionalities of the ALU in this
study consist of following main functions like addition also subtraction, increment, decrement, AND, OR,
NOT, XOR, NOR also two complement generation Multiplication. And the functions with the adder in the
airthemetic logic unit are implemented using a Carry Look Ahead adder joined by a ripple carry approach.
The design of the following multiplier is achieved using the Booths Algorithm therefore the proposed ALU
can be designed by using verilog or VHDL and can also be designed on Cadence Virtuoso platform.
Counters are specialized registers and is considered as essential building blocks for a variety of circuit operations such as programmable frequency dividers, shifters, code generators, memory select management, and various arithmetic operations. Since many applications are comprised of these fundamental operations, much research focuses on efficient counter architecture design. This paper proposes an 8-bit high speed parallel counter architecture. The counter consists of two main sections- the counting section and the state Anticipation Module.The total equivalent gate count for our proposed counter is 164 whereas the existing counter architecture consumes 266.The delay of the proposed counter architecture is 3.968ns and that of existing counter is 4.952ns. The Power consumption is 28.80mW for our proposed counter and 29.24mW for the existing one.
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...IRJET Journal
This document describes a study comparing the power consumption of an arithmetic logic unit (ALU) designed and simulated using different process technologies (foundries). Specifically, a 1-bit ALU was designed using DSCH schematic tools and Microwind layout tools. The ALU was then simulated at the 50nm, 70nm, 90nm and 120nm process nodes. Simulation results showed that power dissipation was lowest (8.716uW) for the 50nm process and highest (97.466uW) for the 120nm process. Therefore, scaling to smaller process technologies can significantly reduce power consumption for digital circuits like the ALU.
The document summarizes a gate level design of a digital clock that uses both asynchronous and synchronous logic. The clock architecture consists of three major blocks - SECOND, MINUTE, and HOUR. Each block contains flip-flops that run synchronously. However, the triggering of blocks is asynchronous - the SECOND block triggers the MINUTE block and the MINUTE block triggers the HOUR block. The design was implemented using Xilinx tools and simulated to verify correct functionality, with the blocks counting seconds, minutes, and hours and resetting after 24 hours. The design combines the advantages of asynchronous and synchronous logic while avoiding their disadvantages.
Optimized Layout Design of Priority Encoder using 65nm TechnologyIJEEE
This document compares the power efficiency and area of a 4-bit priority encoder designed using a fully automatic layout versus a semi-custom layout on 65nm technology. Simulation results show that the semi-custom design has improved power efficiency by 29.61μW and reduced area by 253.8μm2 compared to the fully automatic design. The semi-custom design manually draws the layout of the CMOS circuit, while the fully automatic design generates the layout from a Verilog file.
This paper discusses the design and implementation of a software program that helps users design power inverter systems. The software automates all of the necessary calculations and generates the circuit diagram. It was developed using the Java programming language and JavaFX graphical interface. The software takes user-input parameters for the desired inverter and calculates values for components like the transformer, oscillator, and switching circuits. It then generates the circuit diagram and bill of materials. The software aims to make the inverter design process faster and avoid human errors by automating all calculations. It was tested by comparing the results to manual calculations and was found to match.
This paper discusses the design and implementation of a software program that helps users design power inverter systems. The software automates all of the necessary calculations and generates the circuit diagram. It was created using the Java programming language and JavaFX graphical interface. The software takes user-input parameters for the desired inverter and calculates values for components like the transformer and switching elements. It outputs the calculated values and generates a bill of materials. The software aims to make the inverter design process faster and avoid human errors by automating the calculations. It was tested through a bottom-up approach and the results matched manual calculations, showing it achieves the goal of expediting the inverter design process.
This document summarizes a research paper on using fuzzy logic to control the speed of a DC motor. It begins by describing the objectives of designing a high-current driver circuit for the motor and using an efficient fuzzy logic algorithm to accurately track motor velocity. It then provides mathematical analysis of the separately excited DC motor and describes implementing a fuzzy logic controller using FPGA. Membership functions, rule inference, and defuzzification are implemented in VHDL. Feedback is provided by an optical encoder to measure motor speed. Simulation results show the fuzzy controller can accurately control motor speed. In conclusion, the fuzzy logic approach provides an efficient and accurate method for DC motor speed control that does not require an accurate mathematical model of the motor.
This document compares the layout design of a CMOS AND gate using two approaches: fully automatic and semicustom. In the fully automatic approach, the AND gate schematic is developed in DSCH and compiled in MICROWIND to automatically generate the layout. This layout consumes 43.7 μm2 of area and 3.1 μW of power. In the semicustom approach, the layout is manually designed in MICROWIND for area optimization. This layout consumes only 11.2 μm2 of area while consuming similar power as the automatic design. Simulation results show that the semicustom layout reduces area consumption significantly compared to the fully automatic layout, though it may consume slightly more power.
In the current era, researchers have been active in confirming and achieving their work through simulation using the computer program Matlab, in addition to the comparison between different control methods is also one of the prevailing behaviors, and the focus has been on the use of electrical machines in industry through multiple applications. Researchers in this study selected type of electric motors and two types of control systems for comparison, and to verify the possibility of improving the system’s work performance through the simulation results, the process of achieving the objectives of the current research is carried out. This paper presents using conventional proportional-integral-derivative (PID) controller and artificial neural networks (ANN) with direct current servo motor (DCSM) in order to obtain good performance characteristics because of efficient and widely use of this motor in the fields of control. The motor model in addition to the controller is built using Matlab simulation software. A comparison was made between these controllers (PID and ANN), where the simulation results indicate that the neural networks being developmental in the process of simulating the operation of the servo motor type and got good performance and better results from the traditional real-time console use case.
Study of model predictive control using ni lab viewIAEME Publication
This document discusses the implementation of model predictive control (MPC) using National Instruments LabVIEW software. It begins with introductions to MPC and LabVIEW. It then covers constructing state space and transfer function models in LabVIEW. Simulation results are presented for MPC applied to first order systems with and without time delay. MPC performance is compared to PID control, showing MPC can handle constraints and optimize process operation while PID cannot. The document concludes MPC simulation using LabVIEW is successful and simulation results are useful for control system design.
Study of model predictive control using ni lab viewiaemedu
This document discusses the implementation of model predictive control (MPC) using National Instruments LabVIEW software. It begins with introductions to MPC and LabVIEW. It then covers constructing state space and transfer function models in LabVIEW. Simulation results are presented for MPC applied to first order systems with and without time delay. MPC performance is compared to PID control, showing MPC can handle constraints and optimize process operation while PID cannot. The document concludes MPC simulation using LabVIEW is successful and simulation results are useful for control system design.
Study of model predictive control using ni lab viewiaemedu
This document discusses the implementation of model predictive control (MPC) using National Instruments LabVIEW software. It begins with introductions to MPC and LabVIEW. It then covers constructing state space and transfer function models in LabVIEW. Simulation results are presented for MPC applied to first order systems with and without time delay. MPC performance is compared to PID control, showing MPC can handle constraints and optimize process operation while PID cannot. The document concludes MPC simulation using LabVIEW is successful and simulation results are useful for control system design.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Introduction of Cybersecurity with OSS at Code Europe 2024Hiroshi SHIBATA
I develop the Ruby programming language, RubyGems, and Bundler, which are package managers for Ruby. Today, I will introduce how to enhance the security of your application using open-source software (OSS) examples from Ruby and RubyGems.
The first topic is CVE (Common Vulnerabilities and Exposures). I have published CVEs many times. But what exactly is a CVE? I'll provide a basic understanding of CVEs and explain how to detect and handle vulnerabilities in OSS.
Next, let's discuss package managers. Package managers play a critical role in the OSS ecosystem. I'll explain how to manage library dependencies in your application.
I'll share insights into how the Ruby and RubyGems core team works to keep our ecosystem safe. By the end of this talk, you'll have a better understanding of how to safeguard your code.
Salesforce Integration for Bonterra Impact Management (fka Social Solutions A...Jeffrey Haguewood
Sidekick Solutions uses Bonterra Impact Management (fka Social Solutions Apricot) and automation solutions to integrate data for business workflows.
We believe integration and automation are essential to user experience and the promise of efficient work through technology. Automation is the critical ingredient to realizing that full vision. We develop integration products and services for Bonterra Case Management software to support the deployment of automations for a variety of use cases.
This video focuses on integration of Salesforce with Bonterra Impact Management.
Interested in deploying an integration with Salesforce for Bonterra Impact Management? Contact us at sales@sidekicksolutionsllc.com to discuss next steps.
Ocean lotus Threat actors project by John Sitima 2024 (1).pptxSitimaJohn
Ocean Lotus cyber threat actors represent a sophisticated, persistent, and politically motivated group that poses a significant risk to organizations and individuals in the Southeast Asian region. Their continuous evolution and adaptability underscore the need for robust cybersecurity measures and international cooperation to identify and mitigate the threats posed by such advanced persistent threat groups.
How to Get CNIC Information System with Paksim Ga.pptxdanishmna97
Pakdata Cf is a groundbreaking system designed to streamline and facilitate access to CNIC information. This innovative platform leverages advanced technology to provide users with efficient and secure access to their CNIC details.
Threats to mobile devices are more prevalent and increasing in scope and complexity. Users of mobile devices desire to take full advantage of the features
available on those devices, but many of the features provide convenience and capability but sacrifice security. This best practices guide outlines steps the users can take to better protect personal devices and information.
Skybuffer SAM4U tool for SAP license adoptionTatiana Kojar
Manage and optimize your license adoption and consumption with SAM4U, an SAP free customer software asset management tool.
SAM4U, an SAP complimentary software asset management tool for customers, delivers a detailed and well-structured overview of license inventory and usage with a user-friendly interface. We offer a hosted, cost-effective, and performance-optimized SAM4U setup in the Skybuffer Cloud environment. You retain ownership of the system and data, while we manage the ABAP 7.58 infrastructure, ensuring fixed Total Cost of Ownership (TCO) and exceptional services through the SAP Fiori interface.
Have you ever been confused by the myriad of choices offered by AWS for hosting a website or an API?
Lambda, Elastic Beanstalk, Lightsail, Amplify, S3 (and more!) can each host websites + APIs. But which one should we choose?
Which one is cheapest? Which one is fastest? Which one will scale to meet our needs?
Join me in this session as we dive into each AWS hosting service to determine which one is best for your scenario and explain why!
GraphRAG for Life Science to increase LLM accuracyTomaz Bratanic
GraphRAG for life science domain, where you retriever information from biomedical knowledge graphs using LLMs to increase the accuracy and performance of generated answers
How to Interpret Trends in the Kalyan Rajdhani Mix Chart.pdfChart Kalyan
A Mix Chart displays historical data of numbers in a graphical or tabular form. The Kalyan Rajdhani Mix Chart specifically shows the results of a sequence of numbers over different periods.
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slackshyamraj55
Discover the seamless integration of RPA (Robotic Process Automation), COMPOSER, and APM with AWS IDP enhanced with Slack notifications. Explore how these technologies converge to streamline workflows, optimize performance, and ensure secure access, all while leveraging the power of AWS IDP and real-time communication via Slack notifications.
Webinar: Designing a schema for a Data WarehouseFederico Razzoli
Are you new to data warehouses (DWH)? Do you need to check whether your data warehouse follows the best practices for a good design? In both cases, this webinar is for you.
A data warehouse is a central relational database that contains all measurements about a business or an organisation. This data comes from a variety of heterogeneous data sources, which includes databases of any type that back the applications used by the company, data files exported by some applications, or APIs provided by internal or external services.
But designing a data warehouse correctly is a hard task, which requires gathering information about the business processes that need to be analysed in the first place. These processes must be translated into so-called star schemas, which means, denormalised databases where each table represents a dimension or facts.
We will discuss these topics:
- How to gather information about a business;
- Understanding dictionaries and how to identify business entities;
- Dimensions and facts;
- Setting a table granularity;
- Types of facts;
- Types of dimensions;
- Snowflakes and how to avoid them;
- Expanding existing dimensions and facts.
HCL Notes and Domino License Cost Reduction in the World of DLAUpanagenda
Webinar Recording: https://www.panagenda.com/webinars/hcl-notes-and-domino-license-cost-reduction-in-the-world-of-dlau/
The introduction of DLAU and the CCB & CCX licensing model caused quite a stir in the HCL community. As a Notes and Domino customer, you may have faced challenges with unexpected user counts and license costs. You probably have questions on how this new licensing approach works and how to benefit from it. Most importantly, you likely have budget constraints and want to save money where possible. Don’t worry, we can help with all of this!
We’ll show you how to fix common misconfigurations that cause higher-than-expected user counts, and how to identify accounts which you can deactivate to save money. There are also frequent patterns that can cause unnecessary cost, like using a person document instead of a mail-in for shared mailboxes. We’ll provide examples and solutions for those as well. And naturally we’ll explain the new licensing model.
Join HCL Ambassador Marc Thomas in this webinar with a special guest appearance from Franz Walder. It will give you the tools and know-how to stay on top of what is going on with Domino licensing. You will be able lower your cost through an optimized configuration and keep it low going forward.
These topics will be covered
- Reducing license cost by finding and fixing misconfigurations and superfluous accounts
- How do CCB and CCX licenses really work?
- Understanding the DLAU tool and how to best utilize it
- Tips for common problem areas, like team mailboxes, functional/test users, etc
- Practical examples and best practices to implement right away
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Speck&Tech
ABSTRACT: A prima vista, un mattoncino Lego e la backdoor XZ potrebbero avere in comune il fatto di essere entrambi blocchi di costruzione, o dipendenze di progetti creativi e software. La realtà è che un mattoncino Lego e il caso della backdoor XZ hanno molto di più di tutto ciò in comune.
Partecipate alla presentazione per immergervi in una storia di interoperabilità, standard e formati aperti, per poi discutere del ruolo importante che i contributori hanno in una comunità open source sostenibile.
BIO: Sostenitrice del software libero e dei formati standard e aperti. È stata un membro attivo dei progetti Fedora e openSUSE e ha co-fondato l'Associazione LibreItalia dove è stata coinvolta in diversi eventi, migrazioni e formazione relativi a LibreOffice. In precedenza ha lavorato a migrazioni e corsi di formazione su LibreOffice per diverse amministrazioni pubbliche e privati. Da gennaio 2020 lavora in SUSE come Software Release Engineer per Uyuni e SUSE Manager e quando non segue la sua passione per i computer e per Geeko coltiva la sua curiosità per l'astronomia (da cui deriva il suo nickname deneb_alpha).
5th LF Energy Power Grid Model Meet-up SlidesDanBrown980551
5th Power Grid Model Meet-up
It is with great pleasure that we extend to you an invitation to the 5th Power Grid Model Meet-up, scheduled for 6th June 2024. This event will adopt a hybrid format, allowing participants to join us either through an online Mircosoft Teams session or in person at TU/e located at Den Dolech 2, Eindhoven, Netherlands. The meet-up will be hosted by Eindhoven University of Technology (TU/e), a research university specializing in engineering science & technology.
Power Grid Model
The global energy transition is placing new and unprecedented demands on Distribution System Operators (DSOs). Alongside upgrades to grid capacity, processes such as digitization, capacity optimization, and congestion management are becoming vital for delivering reliable services.
Power Grid Model is an open source project from Linux Foundation Energy and provides a calculation engine that is increasingly essential for DSOs. It offers a standards-based foundation enabling real-time power systems analysis, simulations of electrical power grids, and sophisticated what-if analysis. In addition, it enables in-depth studies and analysis of the electrical power grid’s behavior and performance. This comprehensive model incorporates essential factors such as power generation capacity, electrical losses, voltage levels, power flows, and system stability.
Power Grid Model is currently being applied in a wide variety of use cases, including grid planning, expansion, reliability, and congestion studies. It can also help in analyzing the impact of renewable energy integration, assessing the effects of disturbances or faults, and developing strategies for grid control and optimization.
What to expect
For the upcoming meetup we are organizing, we have an exciting lineup of activities planned:
-Insightful presentations covering two practical applications of the Power Grid Model.
-An update on the latest advancements in Power Grid -Model technology during the first and second quarters of 2024.
-An interactive brainstorming session to discuss and propose new feature requests.
-An opportunity to connect with fellow Power Grid Model enthusiasts and users.
1. Srijan Chatterjee, V.V.Subrahmanya Kumar Bhajana / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 3, May-Jun 2013, pp.543-547
543 | P a g e
Design and Implementation of 8 Bit Asynchronous
Microcontroller
Srijan Chatterjee*, V.V.Subrahmanya Kumar Bhajana**
*(M.Tech. VLSI Design and Embedded System, School of Electronics Engineering. KIIT University. Orissa.
INDIA)
** (Associate Professor, School of Electronics Engineering. KIIT University. Orissa. INDIA)
ABSTRACT
The synchronous microcontroller is a
common processor found in many embedded
system. By using asynchronous design
techniques, the performance of the
microcontroller is increased. Through the
simulation and existing synchronous design tools
in the asynchronous design flow, a “clock
enabling technique” is simulated and then
implemented. The asynchronous architecture
includes an ALU, a decoder, a RAM, a register
and a clocking element. This paper mainly deals
with design of 8 bit asynchronous
microcontroller simulation in Verilog using
Xilinx.
Keywords – ALU, Asynchronous, Clock enabling
technique, clock skew, Decoder, Event dependant,
Embedded system, Global clock, Handshaking
technique, Master-slave, RAM, Register,
Synchronous, Time dependant, Verilog, VHDL,
Xilinx.
1. INTRODUCTION
In synchronous design, the clock period of
global clock must be keep large enough than the
worst case performance of the slowest operation.
But in case if high frequency operation for the
gradually increasing of complexity and the size of
the circuit, the propagation time of the clock in
different paths are different, it may cause the circuit
to malfunction.
Main drawbacks of the synchronous
design are power consumption and clock skew. The
main advantages of the asynchronous design are
lower power consumption, no clock skew, better
technology migration and less global timing issues.
1.1 Asynchronous Design flow with
synchronous tools
Even though complete asynchronous
design solution do not exist, one can make use of
existing synchronous design tools in asynchronous
design flow. In this flow, each design is partitioned
into blocks, and each block is controlled by clock
signal and a clock controlling signal. Simulation
tool Xilinx is used to simulate the functionality of
the asynchronous design. Once the design has been
functionally simulated, it must now be
implemented. While an entire asynchronous circuit
can not be designed in synchronous tool, individual
logic blocks can. During the design of the
asynchronous microcontroller chip, VHDL (Very
high speed integrated circuit Hardware Description
Language) or Verilog is used to generate certain
blocks.
1.2 Deference between Synchronous,
Asynchronous and Master – Slave Design
The main characteristics of the
synchronous design is, it is completely “Time
Dependant”. That means, suppose at t = 2 second
we need the output so, all blocks of circuit will
generate the output at t = 2 second. As in Fig.1.
Fig.1: Synchronous Design
This types of design is comparatively fast
than other design. But, since the clock frequency is
acting on each blocks during the whole operation
time, the power consumption is more. On the other
hand, the clock period of the global clock must be
keep large enough than the worst case performance
of the slowest operation. Otherwise, we face the
problem regarding “clock skew”, shown in Fig.2.
Fig.2: Clock Skew
On the other hand, the fundamental
characteristic of Asynchronous design is, it is fully
event dependant. That means, the output of a block
depends on the output of previous block. And when
a particular block performs, the other blocks are
paused. So, it do not misuse the clock. As in Fig.3.
2. Srijan Chatterjee, V.V.Subrahmanya Kumar Bhajana / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 3, May-Jun 2013, pp.543-547
544 | P a g e
Fig.3: Asynchronous Design
Last but not the least, in the case of master – slave
design, the master circuit performs at a particular
edge or level of the clock and the slave circuit
performs at the other edge or level of the clock. As
in Fig.4.
Fig.4: Master – Slave Model
2. ASYNCHRONOUS MECHANISM
Previously introduced asynchronous
design are based on “Handshaking Technique”. In
that case, the power consumption was reduced than
the synchronous model. But the design of the
Handshaking model is very complex. In this paper
a new clock controlling technique is introduced
which is more easier to write codes and implement.
2.1 Clock Controlling Technique
In the asynchronous implementation of the
microcontroller, the synchronization between any
two blocks is implemented through a “clock
enabling signal”, which will be controlled by the
previous block. When the operation of a block will
be done, a high signal will be generated. The signal
will be the clock enabling signal for the next block,
then the clock will act on the next block. Clock
controlling technique block diagram depicted in
fig.5.
Fig.5: Clock Controlling Technique
2.2 Block Diagram of basic blocks of
Microcontroller
Fig.6: Block diagram of basic blocks of a
microcontroller
A block diagram of basic blocks of
microcontroller is illustrated in fig.6. The ALU gets
instructions from decoder and two operand
externally. Then it processes and send the result to
RAM and store the result to register via RAM.
2.3 Proposed Architecture
Fig.7: Proposed Architecture of Microcontroller
Where,
trf_ins: transfer instructions from decoder to ALU.
CE_1_2: Clock enable signal from stage 1 to stage
2.
CEdec (same as CE_1_2): Clock enable by
decoder.
CE_2_3: Clock enable signal from stage 2 to stage
3.
CEalu (same as CE_2_3): Clock enable by ALU.
2.4 Working Principle
Fig.7 shows that the proposed architecture
of asynchronous microcontroller. This
microcontroller can perform sixteen arithmetic and
logical operations viz. add, subtraction,
multiplication, division, compare, shift right, shift
left, increment, decrement, AND, OR, NOT,
NAND, NOR, XOR, XNOR. These will be selected
by a 4 to 16 decoder.
This decoder has one output named “ACE
(ALU Clock Enable)”. It will be high when any one
out of the sixteen operations will be selected. This
signal will enable the clock for ALU, then ALU
will perform.
ALU can performs above sixteen
operations on two 8bit operands. ALU gets sixteen
operation bits from decoder and two 8bit numbers
which are user defined.
On the basis of sixteen operation bits ALU
generates 16bit result. After completing any
3. Srijan Chatterjee, V.V.Subrahmanya Kumar Bhajana / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 3, May-Jun 2013, pp.543-547
545 | P a g e
operations among the above sixteen it generates
one high signal “RCE (RAM & register Clock
Enable)” to enable clock for RAM and register
together as before decoder did for the ALU.
Whenever the register become clock enable the
“en_off” bit will be zero, it will disable the
decoder. So, the clock enable output of the decoder
will be also zero. As a result, ALU will be
deactivated. When the RAM is clock enabled, the
result from ALU, enters to the RAM and when the
“w (write)” bit of the RAM become high, the result
is stored to the register.
For this part, we have to first input two
8bit numbers then have to select 4bit decoder input
for a particular operation then have to make enable
the decoder and at last have to make high the write
bit of the RAM to store the result.
3. SIMULATION RESULTS
The simulation results are performed using
Xilinx. The schematic of proposed architecture is
shown in Fig.8. The simulations are performed for
the operations add, subtraction, multiplication,
division, compare, shift right, AND and OR. The
obtained results are depicted in Fig.9 to Fig.16.
Fig.8: Schematic diagram of the microcontroller
Fig.9: Simulated result of ADD operation
This is the simulation result for ADD
(4+3) operation. Whenever enable is ON and
decoder gets 4bit data then 16bit data and clock
enable signal for ALU are generated. After that
ALU gets two 8bit data and generates result and
clock enable signal for next stage.
When the „w‟ is high, the result transferred to
register and saved. And the „en_off‟ bit will go to
zero. As a result decoder is OFF.
In this is way total operation is completed.
As follows:
Fig.10: Simulated result of SUB (4-3) operation
Fig.11: Simulated result of MUL (4*3) operation
Fig.12: Simulated result of DIV (4/2) operation
4. Srijan Chatterjee, V.V.Subrahmanya Kumar Bhajana / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 3, May-Jun 2013, pp.543-547
546 | P a g e
Fig.13: Simulated result of COMP between 2 and 1
This is the simulation result of comparison between
2 and 1. If first input „a‟ is larger than second input
„b‟ then the output will be 1, otherwise 0.
Fig.14: Simulated result of Right Shift (4 shifted by
2bit)
Fig.15: Simulated result of AND operation (1 AND
1)
Fig.16: Simulated result of OR operation (4 OR 1)
4. CONCLUSION
This paper is mainly deals with the
simulation and its implementation of the
asynchronous design of an 8bit microcontroller
with clock controlling technique. Using which
technique in a circuit block we can make activated
the working block only and the other blocks are
paused.
The above technique is very much useful in low
power applications viz. Bio medical instruments,
mobile phones etc.
5. ACKNOWLEDGEMENT
First of all I would like to thank my guide
B.V.V.Subrahmanya Kumar for guiding me
throughout the research part of the thesis. I am
really privileged to have opportunity to work with
him.
I will also thank Prof. S.K.Mandal
(Associate Dean, School of Electronics
Engineering, KIIT University, Bhubaneswar,
Orissa) for supporting me throughout my research
work. I am also thankful to Assistant Professor Mr.
Ankit Shivare for all his guidance and pleasant
work everyday in the lab. I am also thankful to all
the staffs and employees of School of Electronics
Engineering of KIIT University.
I am really also grateful to my friends
Pratik Ganguly and Abhinab Anand for all their
helping hands during my days of research.
Finally, last but not the least I pay all my sincere
gratitude towards my loving mother and caring
father for supporting throughout my sorrow and
best days of my life.
REFERENCES
[1] Raj Kamal, Embedded systems (The
McGraw Hill Companies)
[2] Muhammad Ali Mzidi, Janice Gillispie
Mazidi, The 8051 microcontroller and
embedded sysytems
[3] Peter Marwedel, Embedded system design
(Springer)
5. Srijan Chatterjee, V.V.Subrahmanya Kumar Bhajana / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 3, May-Jun 2013, pp.543-547
547 | P a g e
[4] Kok – Leong Chang, Bah – Hwee Gwee,
Centre for Integrated Circuits and
Systems, Nayang Technological
University, Singapore, A low – energy low
– voltage asynchronous 8051
microcontroller core, 2006 IEEE.
[5] Hans van Gageldonk, Eindhoven
University of Technology, The
Netherlands, Kees van Berkel, Ad Peeters,
Philips Research Laboratories, The
Netherlands, Daniel Baumann, Daniel
Gloor, Gerhard Stegmann, Philips
Semiconductors, Zurich, Switzerland, An
asynchronous low – power 80C51
microcontroller.
[6] Kok – Leong Chang and Bah – Hwee
Gwee, Centre for Integrated Circuits and
Systems, Nayang Technological
University, Singapore, Yuanjin Zheng,
Integrated Circuits and Systems
Laboratory, Institute of Microelectronics,
Singapore, A semi – custom memory
design for an asynchronous 8051
microcontroller, 2008 IEEE.
[7] YU Ying, ZHOU Lei, MIN Hao, ASIC &
System State – Key Lab, Fudan
University, Shanghai, China, Design and
vlsi implementation of an asynchronous
low power microcontroller.
[8] Jamin M.C.Tse and Daniel P.K.Lun,
Department of Electronics Engineering,
The Hong Kong polytechnique University,
Hong Kong, Asynmpu: a fully
asynchronous cics micro – processor,
1997 IEEE International Symposium on
Circuits and Systems, June 9 – 12, 1997.
[9] Hans Jacobson, Department of Computer
Engineering, Lulea University of
Technology, Asynchronous circuit design,
May 1996.