SlideShare a Scribd company logo
“Welcome To Our
Presentation”
Group Name: A
Group Members
Name ID
• Rafiqul Islam 152-33-2802
• Saurav Roy 152-33-2818
• Mehedi Hasan 152-33-2808
• Raysul Islam Tuhin 152-33-2807
• Tahmina Akter Jui 152-33-2831
Presentation Topic:
• Complement
• Combinational Logic Circuit
• Encoder/Decoder
• Multiplexer/De multiplexer
• Logic Gate
Complements
# Complements are used in digital computer for simplifying the subtraction
operation and for logical manipulations.
# There are two types of complements
1.The r’s complements
2.The (r-1)’s complements
2’s and 1’s complement for binary number
10’s and 9’s complement for decimal number
The r’s complements
A positive number N is base r with an integer part of n digits, the r’s
complement of N is defined as:
𝑟 𝑛
- N
Example:
1.The 10’s complement of (52520) 10 =47180
2. The 2’s complement of (101100) 2 =(10100)2
The (r-1)’s complements
A positive number N is base r with an integer part of n digits and a fraction part
of m digits ,the (r-1)’s complement of N is defined as:
𝑟 𝑛
- 𝑟−𝑚
- N
Example:
1.The 9’s complement of (0.3267) 10 =.6732
2. The 1’s complement of (101100) 2 =(010011) 2
Combinational Logic Circuit
# Adder # Sub tractor
Half Full Half Full
Adder Adder Sub tractor Sub tractor
n
input
variables
m
output
variables
Combinational
Logic
Circuit
A
B
S
C
A B S C
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
A S1-Bit
Half
AdderB C
A
B S
C
C0
#Half Adder:
Circuit diagram Block diagram Truth table
#Full Adder:
A
S
FA
B
C
C0
A B C S C0
0 0 0 0 0
0 1 0 1 0
1 0 0 1 0
1 1 0 0 1
0 0 1 1 0
0 1 1 0 1
1 0 1 0 1
1 1 1 1 1
#Half Sub tractor :
Circuit diagram Block diagram Truth table
#Full Sub tractor :
A
B
D
BO
A D
Half
Subtractor
B BO
A B D BO
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0
A B Bi D B0
0 0 0 0 0
0 0 1 1 1
0 1 0 1 1
0 1 1 0 1
1 0 0 1 0
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1
A D
Full
SubtractorB
BOBi
A
B D
BO
Bi
Encoder
An encoder is a digital function that produces a reverse operation
from that of a decoder. The encoder accepts 2 𝑁inputs and
produces N number of output. For example in 4-2 encoder,If we
give 4 inputs it produces only 2 outputs.
D3
D0
D1
D2
Q0
Q14×2
Encoder
Inputs
Outputs
A B D BO Q0 Q1
0 0 0 1 0 0
0 0 1 0 0 1
0 1 0 0 1 0
1 0 0 0 1 1
0 0 0 0 × ×
Decoder
A decoder is a combinational circuit that converts binary
information from n input lines to a maximum of 2 𝑛unique output
line. The decoder accepts N inputs and produces 2 𝑁
number of
output. For example in 3-8 encoder, If we give 3 inputs it produces
8 outputs.
Enable
A
B
C
D0
𝟐 𝟎
D7
D6
D1
D2
D3
D5
D4
0
𝟐 𝟏
𝟐 𝟐
EN
1
2
3
4
5
6
7
Decimal Binary inputs
A B C
Outputs
D0 D1 D2 D3 D4 D5 D6 D7
0 0 0 0 1 0 0 0 0 0 0 0
1 0 0 1 0 1 0 0 0 0 0 0
2 0 1 0 0 0 1 0 0 0 0 0
3 0 1 1 0 0 0 1 0 0 0 0
4 1 0 0 0 0 0 0 1 0 0 0
5 1 0 1 0 0 0 0 0 1 0 0
6 1 1 0 0 0 0 0 0 0 1 0
7 1 1 1 0 0 0 0 0 0 0 1
Multiplexer
A digital multiplexer is a combinational circuit that selects binary
information from one to many input liner and directs it to a single
output lines. Normally, there are 2 𝑛input lines and n selection liner.
S0
Enable
S2
8:1
MUX
S1
D0
D7
D1
YD3
D4
Datainputs
Select Inputs
Outputs
Enable
E
Select Inputs
S2 S1 S0
Outputs
Y
0 × × × 0
1 0 0 0 D0
1 0 0 1 D1
1 0 1 0 D2
1 0 1 1 D3
1 0 0 0 D4
1 0 0 1 D5
1 0 1 0 D6
1 0 1 1 D7
De multiplexer
A decoder with an enable input is referred to as a decoder.
Normally, there are n input lines and 2 𝑛selection liner. If there are
n data output lines and m select lines then 2 𝑚
=n.
I
S0
D0
D1
D2
D3
1-to-4
DEMUX
S1
Inputs
I
Select
S0 S1
Outputs
D0 D1 D2 D3
1 0 0 1 0 0 0
1 0 1 0 1 0 0
1 1 0 0 0 1 0
1 1 1 0 0 0 1
Logic Gate
*A large number of electronic circuits are made up of logic gates. These process signals
which represent true or false.
*There are Three types of basic gate:
Symbol Function Truth table
1.AND Gate:
Y=A.B
2.OR Gate:
Y=A+B
3.NOT Gate:
Y=A’
X Y Z
0 0 0
0 1 0
1 0 0
1 1 1
A
B
Y
X Y Z
0 0 0
0 1 1
1 0 1
1 1 1
X 𝑿′
0 1
1 0
A
B
Y
YA
*There are two types of Universal logic gate:
Symbol Function Truth table
1.NAND Gate:
Y= (A.B)’
2.NOR Gate:
Y= (A+B)’
A
B
Y
A
B
Y
A B Y
0 0 1
0 1 1
1 0 1
1 1 0
A B Y
0 0 1
0 1 0
1 0 0
1 1 0
Symbol Function Truth table
1.BUFFER Gate:
A=Y
2.XOR Gate:
Y=AB’+A’B
3.XNOR Gate:
Y=AB+A’B’
A Y
0 0
1 1A Y
A
B
Y
A B Y
0 0 0
0 1 1
1 0 1
1 1 0
A
B Y
A B Y
0 0 1
0 1 0
1 0 0
1 1 1
digital electronics..

More Related Content

What's hot

Encoders
EncodersEncoders
Lecture 1
Lecture 1Lecture 1
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, EncoderCOMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, EncoderVanitha Chandru
 
DESIGN OF COMBINATIONAL LOGIC
DESIGN OF COMBINATIONAL LOGICDESIGN OF COMBINATIONAL LOGIC
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
Unsa Shakir
 
Decoder
DecoderDecoder
Decoder
sahed dewan
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
Jher Carlson Atasan
 
Octal to binary encoder
Octal to binary encoderOctal to binary encoder
Octal to binary encoder
Ajay844
 
decorder and encoder and its applications
decorder and encoder and its applicationsdecorder and encoder and its applications
decorder and encoder and its applications
safia safreen
 
Decoder for digital electronics
Decoder for digital electronicsDecoder for digital electronics
Decoder for digital electronicsIIT, KANPUR INDIA
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital Electronics
Paurav Shah
 
07Decoders121
07Decoders12107Decoders121
07Decoders121
Tatyana Remayeva
 
Logic design and switching theory
Logic design and switching theoryLogic design and switching theory
Logic design and switching theory
jomerson remorosa
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
Shailendra Gohil
 
Encoder
EncoderEncoder
Basic electronics
Basic electronicsBasic electronics
Basic electronics
Mantra VLSI
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
sabina deshar
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
DrSonali Vyas
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
Vaagdevi College of Engineering
 

What's hot (20)

Encoders
EncodersEncoders
Encoders
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
 
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, EncoderCOMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
 
DESIGN OF COMBINATIONAL LOGIC
DESIGN OF COMBINATIONAL LOGICDESIGN OF COMBINATIONAL LOGIC
DESIGN OF COMBINATIONAL LOGIC
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
 
Decoder
DecoderDecoder
Decoder
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
 
Octal to binary encoder
Octal to binary encoderOctal to binary encoder
Octal to binary encoder
 
decorder and encoder and its applications
decorder and encoder and its applicationsdecorder and encoder and its applications
decorder and encoder and its applications
 
Stld
StldStld
Stld
 
Decoder for digital electronics
Decoder for digital electronicsDecoder for digital electronics
Decoder for digital electronics
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital Electronics
 
07Decoders121
07Decoders12107Decoders121
07Decoders121
 
Logic design and switching theory
Logic design and switching theoryLogic design and switching theory
Logic design and switching theory
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Encoder
EncoderEncoder
Encoder
 
Basic electronics
Basic electronicsBasic electronics
Basic electronics
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 

Similar to digital electronics..

Decodder presentation by ibrar
Decodder presentation by ibrarDecodder presentation by ibrar
Decodder presentation by ibrar
ibrar562
 
multiplexer and d-multiplexer
multiplexer and d-multiplexermultiplexer and d-multiplexer
multiplexer and d-multiplexer
malikwaqar75033149
 
Encoders and types of encodrs
Encoders and types of encodrs Encoders and types of encodrs
Encoders and types of encodrs
Easy n Inspire L
 
encoder
encoder encoder
encoder
AshikUlMoula
 
UNIT3.3.pdf
UNIT3.3.pdfUNIT3.3.pdf
UNIT3.3.pdf
BunnyYadav7
 
ATT SMK.pptx
ATT SMK.pptxATT SMK.pptx
ATT SMK.pptx
MadhavKarve
 
SESSION 2.ppt
SESSION 2.pptSESSION 2.ppt
SESSION 2.ppt
Saranya S
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit
GulAhmad16
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
ssuserf7cd2b
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
Abhinay Potlabathini
 
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptxDLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
SaveraAyub2
 
Decoders in digital electronics
Decoders in digital electronicsDecoders in digital electronics
Decoders in digital electronics
Easy n Inspire L
 
Decoder encoder
Decoder   encoderDecoder   encoder
Decoder encoder
shahzad ali
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
SanjaiPrasad
 
15CS32 ADE Module 3
15CS32 ADE Module 315CS32 ADE Module 3
15CS32 ADE Module 3
RLJIT
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
Aishah928448
 
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Madhumita Tamhane
 
Logic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicLogic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicGouda Mando
 

Similar to digital electronics.. (20)

Decodder presentation by ibrar
Decodder presentation by ibrarDecodder presentation by ibrar
Decodder presentation by ibrar
 
multiplexer and d-multiplexer
multiplexer and d-multiplexermultiplexer and d-multiplexer
multiplexer and d-multiplexer
 
Encoders and types of encodrs
Encoders and types of encodrs Encoders and types of encodrs
Encoders and types of encodrs
 
encoder
encoder encoder
encoder
 
UNIT3.3.pdf
UNIT3.3.pdfUNIT3.3.pdf
UNIT3.3.pdf
 
ATT SMK.pptx
ATT SMK.pptxATT SMK.pptx
ATT SMK.pptx
 
SESSION 2.ppt
SESSION 2.pptSESSION 2.ppt
SESSION 2.ppt
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit
 
11.ppt
11.ppt11.ppt
11.ppt
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
Lecture 3
Lecture 3Lecture 3
Lecture 3
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
 
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptxDLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
 
Decoders in digital electronics
Decoders in digital electronicsDecoders in digital electronics
Decoders in digital electronics
 
Decoder encoder
Decoder   encoderDecoder   encoder
Decoder encoder
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
 
15CS32 ADE Module 3
15CS32 ADE Module 315CS32 ADE Module 3
15CS32 ADE Module 3
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
 
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
 
Logic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicLogic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional Logic
 

Recently uploaded

RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
zwunae
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
zwunae
 
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdfTutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
aqil azizi
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
MdTanvirMahtab2
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
Intella Parts
 
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
dxobcob
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Christina Lin
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
NidhalKahouli2
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Soumen Santra
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABSDESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
itech2017
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 

Recently uploaded (20)

RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
 
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdfTutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
 
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABSDESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 

digital electronics..

  • 2. Group Name: A Group Members Name ID • Rafiqul Islam 152-33-2802 • Saurav Roy 152-33-2818 • Mehedi Hasan 152-33-2808 • Raysul Islam Tuhin 152-33-2807 • Tahmina Akter Jui 152-33-2831
  • 3. Presentation Topic: • Complement • Combinational Logic Circuit • Encoder/Decoder • Multiplexer/De multiplexer • Logic Gate
  • 4. Complements # Complements are used in digital computer for simplifying the subtraction operation and for logical manipulations. # There are two types of complements 1.The r’s complements 2.The (r-1)’s complements 2’s and 1’s complement for binary number 10’s and 9’s complement for decimal number
  • 5. The r’s complements A positive number N is base r with an integer part of n digits, the r’s complement of N is defined as: 𝑟 𝑛 - N Example: 1.The 10’s complement of (52520) 10 =47180 2. The 2’s complement of (101100) 2 =(10100)2
  • 6. The (r-1)’s complements A positive number N is base r with an integer part of n digits and a fraction part of m digits ,the (r-1)’s complement of N is defined as: 𝑟 𝑛 - 𝑟−𝑚 - N Example: 1.The 9’s complement of (0.3267) 10 =.6732 2. The 1’s complement of (101100) 2 =(010011) 2
  • 7. Combinational Logic Circuit # Adder # Sub tractor Half Full Half Full Adder Adder Sub tractor Sub tractor n input variables m output variables Combinational Logic Circuit
  • 8. A B S C A B S C 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 A S1-Bit Half AdderB C A B S C C0 #Half Adder: Circuit diagram Block diagram Truth table #Full Adder: A S FA B C C0 A B C S C0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 0 0 1 1 0 1 1 0 1 0 1 1 1 1 1 1
  • 9. #Half Sub tractor : Circuit diagram Block diagram Truth table #Full Sub tractor : A B D BO A D Half Subtractor B BO A B D BO 0 0 0 0 0 1 1 1 1 0 1 0 1 1 0 0 A B Bi D B0 0 0 0 0 0 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 0 1 0 1 0 1 0 0 1 1 0 0 0 1 1 1 1 1 A D Full SubtractorB BOBi A B D BO Bi
  • 10. Encoder An encoder is a digital function that produces a reverse operation from that of a decoder. The encoder accepts 2 𝑁inputs and produces N number of output. For example in 4-2 encoder,If we give 4 inputs it produces only 2 outputs. D3 D0 D1 D2 Q0 Q14×2 Encoder Inputs Outputs A B D BO Q0 Q1 0 0 0 1 0 0 0 0 1 0 0 1 0 1 0 0 1 0 1 0 0 0 1 1 0 0 0 0 × ×
  • 11. Decoder A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2 𝑛unique output line. The decoder accepts N inputs and produces 2 𝑁 number of output. For example in 3-8 encoder, If we give 3 inputs it produces 8 outputs. Enable A B C D0 𝟐 𝟎 D7 D6 D1 D2 D3 D5 D4 0 𝟐 𝟏 𝟐 𝟐 EN 1 2 3 4 5 6 7 Decimal Binary inputs A B C Outputs D0 D1 D2 D3 D4 D5 D6 D7 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 2 0 1 0 0 0 1 0 0 0 0 0 3 0 1 1 0 0 0 1 0 0 0 0 4 1 0 0 0 0 0 0 1 0 0 0 5 1 0 1 0 0 0 0 0 1 0 0 6 1 1 0 0 0 0 0 0 0 1 0 7 1 1 1 0 0 0 0 0 0 0 1
  • 12. Multiplexer A digital multiplexer is a combinational circuit that selects binary information from one to many input liner and directs it to a single output lines. Normally, there are 2 𝑛input lines and n selection liner. S0 Enable S2 8:1 MUX S1 D0 D7 D1 YD3 D4 Datainputs Select Inputs Outputs Enable E Select Inputs S2 S1 S0 Outputs Y 0 × × × 0 1 0 0 0 D0 1 0 0 1 D1 1 0 1 0 D2 1 0 1 1 D3 1 0 0 0 D4 1 0 0 1 D5 1 0 1 0 D6 1 0 1 1 D7
  • 13. De multiplexer A decoder with an enable input is referred to as a decoder. Normally, there are n input lines and 2 𝑛selection liner. If there are n data output lines and m select lines then 2 𝑚 =n. I S0 D0 D1 D2 D3 1-to-4 DEMUX S1 Inputs I Select S0 S1 Outputs D0 D1 D2 D3 1 0 0 1 0 0 0 1 0 1 0 1 0 0 1 1 0 0 0 1 0 1 1 1 0 0 0 1
  • 14. Logic Gate *A large number of electronic circuits are made up of logic gates. These process signals which represent true or false. *There are Three types of basic gate: Symbol Function Truth table 1.AND Gate: Y=A.B 2.OR Gate: Y=A+B 3.NOT Gate: Y=A’ X Y Z 0 0 0 0 1 0 1 0 0 1 1 1 A B Y X Y Z 0 0 0 0 1 1 1 0 1 1 1 1 X 𝑿′ 0 1 1 0 A B Y YA
  • 15. *There are two types of Universal logic gate: Symbol Function Truth table 1.NAND Gate: Y= (A.B)’ 2.NOR Gate: Y= (A+B)’ A B Y A B Y A B Y 0 0 1 0 1 1 1 0 1 1 1 0 A B Y 0 0 1 0 1 0 1 0 0 1 1 0
  • 16. Symbol Function Truth table 1.BUFFER Gate: A=Y 2.XOR Gate: Y=AB’+A’B 3.XNOR Gate: Y=AB+A’B’ A Y 0 0 1 1A Y A B Y A B Y 0 0 0 0 1 1 1 0 1 1 1 0 A B Y A B Y 0 0 1 0 1 0 1 0 0 1 1 1