SlideShare a Scribd company logo
Basic Computer
Architecture
Submitted by-
Name ID
Asikul Islam 143-15-
Kanchon Kumar 143-15-
Saiful Islam 143-15-
Sonot Kumar 143-15-
Sohel Al Mamun143-15-
Tuhinur Rahman 143-15-
Submitted to-
Masud Rabbani
Dept. Of CSE
Basic Computer Design
1. History of Computers
2. Introduction to Arduino
3. Basic Computer Architecture
4. Combinational Logic Circuit
Computer Components
• Input/output units
• Memory/storage units
• CPU (Central Processing Unit)
Motherboard Diagram
• Northbridge
– Connected to CPU in high
speed
• Southbridge
– Connected in low speed
• Bus
– Related to “omnibus”
– Communication system
between components
Computer System
Connection of Components
Northbridge
South
bridge
CPU Architecture
von Neumann Architecture
Harvard Architecture
CPU: 3 Major Components
• ALU (Arithmetic Logic Unit)
– Performs calculations and comparisons (data changed)
• CU (Control Unit): performs fetch/execute cycle
– Functions:
• Moves data to and from CPU registers and other hardware comp
onents (no change in data)
• Accesses program instructions and issues commands to the ALU
– Subparts:
• Memory management unit: supervises fetching instructions and d
ata
• I/O Interface: sometimes combined with memory management u
nit as Bust Interface Unit
• Registers
– Example: Program Counter (PC) or instruction pointer determi
nes next instruction for execution
Machine Cycle
• Fetch-decode-execute-store
Concept of Registers
• Small, permanent storage locations withi
n the CPU used for a particular purpose
• Manipulated directly by the CU
• Wired for specific function
• Size in bits or bytes (not MB like memor
y)
• Can hold data, an address or an instructi
on
Register Operations
• Stores values from other locations (regist
ers and memory)
• Addition and subtraction
• Shift or rotate data
• Test contents for conditions such as zero
or positive
Registers in CPU
• Program Counter
(PC) register
• Instruction Register
(IR)
• Status register:
status, flags
Cache Memory
• Cache level
– L1 cache: fastest and smallest
– L2 cache: next fastest and smallest
Operation of Memory
• Each memory location has a unique addr
ess
• Address from an instruction is copied to
the MAR (Memory Address Register) whi
ch finds the location in memory
• CPU determines if it is a store or retrieval
• Transfer takes place between the MDR (
Memory Data Register) and memory
• MDR is a two way register
Random Access Memory
• DRAM (Dynamic RAM)
– Most common, cheap
– Volatile: must be refreshed (recharged with pow
er) 1000’s of times each second
• SRAM (Static RAM)
– Faster than DRAM and more expensive than DR
AM
– Volatile
– Frequently small amount used in cache memory
for high-speed access used
Read Only Memory
• Non-volatile memory to hold software th
at is not expected to change over the life
of the system
• Magnetic core memory
• EEPROM
– Electrically Erasable Programmable ROM
– Slower and less flexible than Flash ROM
• Flash ROM
– Faster than disks but more expensive
– Uses
• BIOS: initial boot instructions and diagnostics
• Digital cameras
CMOS Memory
• CMOS (Complimentary Metal Oxide
Semiconductor) TR (Transistor)
– Low power consumption, cheap TR
• BIOS (Basic I/O System) and system settings that
users can change
Thank you 

More Related Content

What's hot

Computer architecture
Computer architectureComputer architecture
Computer architecture
Zuhaib Zaroon
 
Chapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and PerformanceChapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and Performance
César de Souza
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
sreelakshmikv
 
Computer architecture and organization
Computer architecture and organizationComputer architecture and organization
Computer architecture and organization
Tushar B Kute
 
BASIC COMPUTER ARCHITECTURE
BASIC COMPUTER ARCHITECTURE BASIC COMPUTER ARCHITECTURE
BASIC COMPUTER ARCHITECTURE Himanshu Sharma
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Basic structure of computers
Basic structure of computersBasic structure of computers
Basic structure of computersKumar
 
Assembly language
Assembly languageAssembly language
Assembly language
gaurav jain
 
Memory system
Memory systemMemory system
Memory system
gourav kottawar
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
utsav_shah
 
computer Architecture
computer Architecturecomputer Architecture
computer Architecture
umardanjumamaiwada
 
Instruction cycle with interrupts
Instruction cycle with interruptsInstruction cycle with interrupts
Instruction cycle with interrupts
Shubham Jain
 
Control unit
Control  unitControl  unit
Control unit
Sameer Patil
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
Burhan Ahmed
 
Interrupts
InterruptsInterrupts
Interrupts
Urwa Shanza
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionCésar de Souza
 
RISC and CISC Processors
RISC and CISC ProcessorsRISC and CISC Processors
RISC and CISC Processors
Adeel Rasheed
 

What's hot (20)

Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Chapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and PerformanceChapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and Performance
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
 
Lecture 3 instruction set
Lecture 3  instruction setLecture 3  instruction set
Lecture 3 instruction set
 
Computer architecture and organization
Computer architecture and organizationComputer architecture and organization
Computer architecture and organization
 
BASIC COMPUTER ARCHITECTURE
BASIC COMPUTER ARCHITECTURE BASIC COMPUTER ARCHITECTURE
BASIC COMPUTER ARCHITECTURE
 
Computer registers
Computer registersComputer registers
Computer registers
 
Basic structure of computers
Basic structure of computersBasic structure of computers
Basic structure of computers
 
Assembly language
Assembly languageAssembly language
Assembly language
 
Memory system
Memory systemMemory system
Memory system
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
 
computer Architecture
computer Architecturecomputer Architecture
computer Architecture
 
Instruction cycle with interrupts
Instruction cycle with interruptsInstruction cycle with interrupts
Instruction cycle with interrupts
 
Control unit
Control  unitControl  unit
Control unit
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Interrupts
InterruptsInterrupts
Interrupts
 
Assembly Language
Assembly LanguageAssembly Language
Assembly Language
 
Cache memory
Cache memoryCache memory
Cache memory
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
 
RISC and CISC Processors
RISC and CISC ProcessorsRISC and CISC Processors
RISC and CISC Processors
 

Similar to Basic computer architecture

Cpu
CpuCpu
Chap 3 CA.pptx
Chap 3 CA.pptxChap 3 CA.pptx
Chap 3 CA.pptx
SahalAhmed4
 
03 buses
03 buses03 buses
03 buses
dilip kumar
 
03 top level view of computer function and interconnection
03 top level view of computer function and interconnection03 top level view of computer function and interconnection
03 top level view of computer function and interconnectionSher Shah Merkhel
 
top level view of computer function and interconnection
top level view of computer function and interconnectiontop level view of computer function and interconnection
top level view of computer function and interconnectionSajid Marwat
 
12429908.ppt
12429908.ppt12429908.ppt
12429908.ppt
ssuser4ca1eb
 
03 top level view of computer function and interconnection.ppt.enc
03 top level view of computer function and interconnection.ppt.enc03 top level view of computer function and interconnection.ppt.enc
03 top level view of computer function and interconnection.ppt.enc
Anwal Mirza
 
Computer !
Computer !Computer !
Computer !
Usman Shah
 
WEEK6_COMPUTER_ORGANIZATION.pptx
WEEK6_COMPUTER_ORGANIZATION.pptxWEEK6_COMPUTER_ORGANIZATION.pptx
WEEK6_COMPUTER_ORGANIZATION.pptx
EmmanueljohnBarretto
 
CAO.pptx
CAO.pptxCAO.pptx
CAO.pptx
FarhanaMariyam1
 
CISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU ArchitectureCISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU Architecture
Karthikeyan Dhayalan
 
INFORMATION TECHNOLOGY HARDWARE LESSON GRD 12.pptx
INFORMATION TECHNOLOGY HARDWARE LESSON GRD 12.pptxINFORMATION TECHNOLOGY HARDWARE LESSON GRD 12.pptx
INFORMATION TECHNOLOGY HARDWARE LESSON GRD 12.pptx
disoloaneglenda
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
mvpk14486
 
The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4
MKKhaing
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
Praches1
 
computer system structure
computer system structurecomputer system structure
computer system structure
HAMZA AHMED
 
For students wk4_computer_function_and_interconnection
For students wk4_computer_function_and_interconnectionFor students wk4_computer_function_and_interconnection
For students wk4_computer_function_and_interconnectionlimyamahgoub
 

Similar to Basic computer architecture (20)

Cpu
CpuCpu
Cpu
 
Chap 3 CA.pptx
Chap 3 CA.pptxChap 3 CA.pptx
Chap 3 CA.pptx
 
3rd the cpu
3rd the cpu3rd the cpu
3rd the cpu
 
03 buses
03 buses03 buses
03 buses
 
03 top level view of computer function and interconnection
03 top level view of computer function and interconnection03 top level view of computer function and interconnection
03 top level view of computer function and interconnection
 
top level view of computer function and interconnection
top level view of computer function and interconnectiontop level view of computer function and interconnection
top level view of computer function and interconnection
 
12429908.ppt
12429908.ppt12429908.ppt
12429908.ppt
 
03 top level view of computer function and interconnection.ppt.enc
03 top level view of computer function and interconnection.ppt.enc03 top level view of computer function and interconnection.ppt.enc
03 top level view of computer function and interconnection.ppt.enc
 
Computer !
Computer !Computer !
Computer !
 
WEEK6_COMPUTER_ORGANIZATION.pptx
WEEK6_COMPUTER_ORGANIZATION.pptxWEEK6_COMPUTER_ORGANIZATION.pptx
WEEK6_COMPUTER_ORGANIZATION.pptx
 
CAO.pptx
CAO.pptxCAO.pptx
CAO.pptx
 
CISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU ArchitectureCISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU Architecture
 
INFORMATION TECHNOLOGY HARDWARE LESSON GRD 12.pptx
INFORMATION TECHNOLOGY HARDWARE LESSON GRD 12.pptxINFORMATION TECHNOLOGY HARDWARE LESSON GRD 12.pptx
INFORMATION TECHNOLOGY HARDWARE LESSON GRD 12.pptx
 
07 input output
07 input output07 input output
07 input output
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
computer system structure
computer system structurecomputer system structure
computer system structure
 
For students wk4_computer_function_and_interconnection
For students wk4_computer_function_and_interconnectionFor students wk4_computer_function_and_interconnection
For students wk4_computer_function_and_interconnection
 

More from Daffodil International University

Computer graphics
Computer graphicsComputer graphics
OpenGL Mini Projects With Source Code [ Computer Graphics ]
OpenGL Mini Projects With Source Code [ Computer Graphics ]OpenGL Mini Projects With Source Code [ Computer Graphics ]
OpenGL Mini Projects With Source Code [ Computer Graphics ]
Daffodil International University
 
Web engineering / web design & development
Web engineering / web design & development Web engineering / web design & development
Web engineering / web design & development
Daffodil International University
 
Ibm watson
Ibm watsonIbm watson
ATM System management
ATM System managementATM System management
ATM System management
Daffodil International University
 
Analysis and design of information system
Analysis and design of information systemAnalysis and design of information system
Analysis and design of information system
Daffodil International University
 
Priority scheduling algorithms
Priority scheduling algorithmsPriority scheduling algorithms
Priority scheduling algorithms
Daffodil International University
 

More from Daffodil International University (8)

Computer graphics
Computer graphicsComputer graphics
Computer graphics
 
Data mining
Data miningData mining
Data mining
 
OpenGL Mini Projects With Source Code [ Computer Graphics ]
OpenGL Mini Projects With Source Code [ Computer Graphics ]OpenGL Mini Projects With Source Code [ Computer Graphics ]
OpenGL Mini Projects With Source Code [ Computer Graphics ]
 
Web engineering / web design & development
Web engineering / web design & development Web engineering / web design & development
Web engineering / web design & development
 
Ibm watson
Ibm watsonIbm watson
Ibm watson
 
ATM System management
ATM System managementATM System management
ATM System management
 
Analysis and design of information system
Analysis and design of information systemAnalysis and design of information system
Analysis and design of information system
 
Priority scheduling algorithms
Priority scheduling algorithmsPriority scheduling algorithms
Priority scheduling algorithms
 

Recently uploaded

Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
siemaillard
 
Template Jadual Bertugas Kelas (Boleh Edit)
Template Jadual Bertugas Kelas (Boleh Edit)Template Jadual Bertugas Kelas (Boleh Edit)
Template Jadual Bertugas Kelas (Boleh Edit)
rosedainty
 
How to Split Bills in the Odoo 17 POS Module
How to Split Bills in the Odoo 17 POS ModuleHow to Split Bills in the Odoo 17 POS Module
How to Split Bills in the Odoo 17 POS Module
Celine George
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
Jisc
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
Anna Sz.
 
The Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve ThomasonThe Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve Thomason
Steve Thomason
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
Vivekanand Anglo Vedic Academy
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
Jisc
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
Fish and Chips - have they had their chips
Fish and Chips - have they had their chipsFish and Chips - have they had their chips
Fish and Chips - have they had their chips
GeoBlogs
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
beazzy04
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
Basic phrases for greeting and assisting costumers
Basic phrases for greeting and assisting costumersBasic phrases for greeting and assisting costumers
Basic phrases for greeting and assisting costumers
PedroFerreira53928
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
RaedMohamed3
 

Recently uploaded (20)

Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
Template Jadual Bertugas Kelas (Boleh Edit)
Template Jadual Bertugas Kelas (Boleh Edit)Template Jadual Bertugas Kelas (Boleh Edit)
Template Jadual Bertugas Kelas (Boleh Edit)
 
How to Split Bills in the Odoo 17 POS Module
How to Split Bills in the Odoo 17 POS ModuleHow to Split Bills in the Odoo 17 POS Module
How to Split Bills in the Odoo 17 POS Module
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
 
The Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve ThomasonThe Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve Thomason
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
Fish and Chips - have they had their chips
Fish and Chips - have they had their chipsFish and Chips - have they had their chips
Fish and Chips - have they had their chips
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
Basic phrases for greeting and assisting costumers
Basic phrases for greeting and assisting costumersBasic phrases for greeting and assisting costumers
Basic phrases for greeting and assisting costumers
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
 

Basic computer architecture

  • 2. Submitted by- Name ID Asikul Islam 143-15- Kanchon Kumar 143-15- Saiful Islam 143-15- Sonot Kumar 143-15- Sohel Al Mamun143-15- Tuhinur Rahman 143-15- Submitted to- Masud Rabbani Dept. Of CSE
  • 3. Basic Computer Design 1. History of Computers 2. Introduction to Arduino 3. Basic Computer Architecture 4. Combinational Logic Circuit
  • 4. Computer Components • Input/output units • Memory/storage units • CPU (Central Processing Unit)
  • 5. Motherboard Diagram • Northbridge – Connected to CPU in high speed • Southbridge – Connected in low speed • Bus – Related to “omnibus” – Communication system between components
  • 11. CPU: 3 Major Components • ALU (Arithmetic Logic Unit) – Performs calculations and comparisons (data changed) • CU (Control Unit): performs fetch/execute cycle – Functions: • Moves data to and from CPU registers and other hardware comp onents (no change in data) • Accesses program instructions and issues commands to the ALU – Subparts: • Memory management unit: supervises fetching instructions and d ata • I/O Interface: sometimes combined with memory management u nit as Bust Interface Unit • Registers – Example: Program Counter (PC) or instruction pointer determi nes next instruction for execution
  • 13. Concept of Registers • Small, permanent storage locations withi n the CPU used for a particular purpose • Manipulated directly by the CU • Wired for specific function • Size in bits or bytes (not MB like memor y) • Can hold data, an address or an instructi on
  • 14. Register Operations • Stores values from other locations (regist ers and memory) • Addition and subtraction • Shift or rotate data • Test contents for conditions such as zero or positive
  • 15. Registers in CPU • Program Counter (PC) register • Instruction Register (IR) • Status register: status, flags
  • 16. Cache Memory • Cache level – L1 cache: fastest and smallest – L2 cache: next fastest and smallest
  • 17. Operation of Memory • Each memory location has a unique addr ess • Address from an instruction is copied to the MAR (Memory Address Register) whi ch finds the location in memory • CPU determines if it is a store or retrieval • Transfer takes place between the MDR ( Memory Data Register) and memory • MDR is a two way register
  • 18. Random Access Memory • DRAM (Dynamic RAM) – Most common, cheap – Volatile: must be refreshed (recharged with pow er) 1000’s of times each second • SRAM (Static RAM) – Faster than DRAM and more expensive than DR AM – Volatile – Frequently small amount used in cache memory for high-speed access used
  • 19. Read Only Memory • Non-volatile memory to hold software th at is not expected to change over the life of the system • Magnetic core memory • EEPROM – Electrically Erasable Programmable ROM – Slower and less flexible than Flash ROM • Flash ROM – Faster than disks but more expensive – Uses • BIOS: initial boot instructions and diagnostics • Digital cameras
  • 20. CMOS Memory • CMOS (Complimentary Metal Oxide Semiconductor) TR (Transistor) – Low power consumption, cheap TR • BIOS (Basic I/O System) and system settings that users can change