This document summarizes the design of a sigma-delta analog-to-digital converter (ADC) using operational transconductance amplifiers (OTAs). It first describes the basic architecture of a sigma-delta ADC and the role of the OTA. It then presents the design of a two-stage OTA with sleep insertion and leakage feedback techniques to improve parameters such as gain and power consumption. The design is simulated in 0.18μm CMOS technology with a 1.8V supply. Other blocks of the ADC such as the comparator, 1-bit digital-to-analog converter, and integrator are also described along with simulation results showing improvements in power and performance over earlier designs.
This presentation discusses the basics of Pass Transistor Logic, its advantages, limitation and finally implementation of Boolean functions/Combinational Logic circuits using Pass Transistor Logic.
This presentation discusses the basics of Pass Transistor Logic, its advantages, limitation and finally implementation of Boolean functions/Combinational Logic circuits using Pass Transistor Logic.
The MOSFET is an important element in embedded system design which is used to control the loads as per the requirement. The MOSFET is a high voltage controlling device provides some key features for circuit designers in terms of their overall performance.
A silicon-controlled rectifier or semiconductor-controlled rectifier is a four-layer solid-state current-controlling device. Some sources define silicon-controlled rectifiers and thyristors as synonymous,[5] other sources define silicon-controlled rectifiers as a proper subset of the set of thyristors. SCRs are mainly used in devices where the control of high power, possibly coupled with high voltage, is demanded. Their operation makes them suitable for use in medium- to high-voltage AC power control applications, such as lamp dimming, power regulators and motor control.
This article discusses different power electronics devices that are in use like power diodes, power thyristors, power transistors, IGBT, GTO, IGCT and others. This article will give a basic view of these devices and their operations.
Mosfet
MOSFETs have characteristics similar to JFETs and additional characteristics that make them very useful.
There are 2 types:
• Depletion-Type MOSFET
• Enhancement-Type MOSFET
The three types of rectifiers in just 18 slides. Learn and enjoy the concepts. This PowerPoint presentation not only tells about the working and principles of rectifiers but also determines the disadvantages and advantages of different rectifiers. This PowerPoint presentation also has circuit diagrams that suit your necessities. This PPT can be written as an answer for a long type of question too.
Design and Simulation of First Order Sigma-Delta Modulator Using LT spice ToolIJERA Editor
A switched-capacitor single-stage Sigma-Delta ADC with a first-order modulator is proposed. Efficient low power first Order 1-Bit Sigma-Delta ADC designed which accepts input signal bandwidth of 10 MHz. This circuitry performs the function of an analog-to-digital converter. A first-order 1-Bit Sigma-Delta (Σ-Δ) modulator is designed, simulated and analyzed using LTspice standard 250nm CMOS technology power supply of 1.8V. The modulator is proved to be robustness, the high performance in stability. The simulations are compared with those from a traditional analog-to-digital converter to prove that Sigma-Delta is performing better with low power and area.
The MOSFET is an important element in embedded system design which is used to control the loads as per the requirement. The MOSFET is a high voltage controlling device provides some key features for circuit designers in terms of their overall performance.
A silicon-controlled rectifier or semiconductor-controlled rectifier is a four-layer solid-state current-controlling device. Some sources define silicon-controlled rectifiers and thyristors as synonymous,[5] other sources define silicon-controlled rectifiers as a proper subset of the set of thyristors. SCRs are mainly used in devices where the control of high power, possibly coupled with high voltage, is demanded. Their operation makes them suitable for use in medium- to high-voltage AC power control applications, such as lamp dimming, power regulators and motor control.
This article discusses different power electronics devices that are in use like power diodes, power thyristors, power transistors, IGBT, GTO, IGCT and others. This article will give a basic view of these devices and their operations.
Mosfet
MOSFETs have characteristics similar to JFETs and additional characteristics that make them very useful.
There are 2 types:
• Depletion-Type MOSFET
• Enhancement-Type MOSFET
The three types of rectifiers in just 18 slides. Learn and enjoy the concepts. This PowerPoint presentation not only tells about the working and principles of rectifiers but also determines the disadvantages and advantages of different rectifiers. This PowerPoint presentation also has circuit diagrams that suit your necessities. This PPT can be written as an answer for a long type of question too.
Design and Simulation of First Order Sigma-Delta Modulator Using LT spice ToolIJERA Editor
A switched-capacitor single-stage Sigma-Delta ADC with a first-order modulator is proposed. Efficient low power first Order 1-Bit Sigma-Delta ADC designed which accepts input signal bandwidth of 10 MHz. This circuitry performs the function of an analog-to-digital converter. A first-order 1-Bit Sigma-Delta (Σ-Δ) modulator is designed, simulated and analyzed using LTspice standard 250nm CMOS technology power supply of 1.8V. The modulator is proved to be robustness, the high performance in stability. The simulations are compared with those from a traditional analog-to-digital converter to prove that Sigma-Delta is performing better with low power and area.
An improved design of CMOS dynamic latch comparator with dual input dual output with a simple
design of three stages is represented. The basic disadvantages of latch type comparators are overcome by
producing an edge triggered comparison. The circuit is designed for a resolution of 300nV and the power
consumption is reduced to 450uW. It is designed for 1.8V DC supply voltage and 1 MHz clock frequency for
PVT variations. The simulation of the comparator is done in Cadence® Virtuoso Analog Design Environment
using 180nm technology. The error quotient is reduced less than 5% by adding a buffer stage. The delay is
brought down to 5nS. The active area appreciably is reduced. Layout of the proposed comparator has been
simulated in Cadence® Virtuoso Layout XL Design Environment. DRC and LVS have been verified.
Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Techn...IJERA Editor
Analog-to-digital converter has become a very important device in today’s digitized world as they have a very
wide variety of applications. Among all the ADC’s available, the Flash ADC is the fastest one but a main
disadvantage of Flash ADC is its power consumption. So, this paper aims at implementing a low power high
speed Flash ADC. A 3-bit Flash ADC has been designed using CMOS technology. A two stage open loop
comparator and a priority encoder have been implemented using which the ADC has been designed. All the
circuits are simulated using 180nm technology in Tanner EDA environment. The supply voltage Vdd is
1.8v.Analog output of each comparator depending upon the comparison between the input and the reference
voltage is fed to the encoder and finally the compressed digital output is obtained. The power dissipation of
each circuit implemented is calculated individually including other parameters like are, resolution gain and
speed.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and DevelopmentIJERD Editor
Electrical, Electronics and Computer Engineering,
Information Engineering and Technology,
Mechanical, Industrial and Manufacturing Engineering,
Automation and Mechatronics Engineering,
Material and Chemical Engineering,
Civil and Architecture Engineering,
Biotechnology and Bio Engineering,
Environmental Engineering,
Petroleum and Mining Engineering,
Marine and Agriculture engineering,
Aerospace Engineering.
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...IAEME Publication
The primary motivation of the work presented in this paper is to significantly reduce power consumption in pipe lined ADCs using Switched Capacitance based MDAC with Opamp Sharing configuration. ADC power reduction enables longer battery life in mobile applications, and lower cost packaging in wired applications.For conventional ADCs differential amplifiers dominate the power dissipation in most high-speed analog to digital conversion applications. This work presents a 9 stage, 10-bit Pipe lined ADC with Error Correction Algorithm which achieves the dynamic power consumption of 138.38 mW for 25 MS/s sampling rate at a 1.8V supply voltage in GPDK 180nm CMOS. All the sub-blocks to generate top level Pipe lined ADC have been designed in Cadence environment and simulated to output parameters in Cadence Spectre and MATLAB. Designed ADC achieves 63.17 dB SFDR, INL of 0.35 LSB and DNL of 0.5 LSB.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Computational Engineering Research (IJCER) ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology
Operational transconductance amplifier-based comparator for high frequency a...IJECEIAES
Fin field-effect transistor (FinFET) based analog circuits are gaining importance over metal oxide semiconductor field effect transistor (MOSFET) based circuits with stability and high frequency operations. Comparator that forms the sub block of most of the analog circuits is designed using operational transconductance amplifier (OTA). The OTA is designed using new design procedures and the comparator circuit is designed integrating the sub circuits with OTA. The building blocks of the comparator design such as input level shifter, differential pair with cascode stage and class AB amplifier for output swing are designed and integrated. Folded cascode circuit is used in the feedback path to maintain the common mode input value to a constant, so that the differential pair amplifies the differential signal. The gain of the comparator is achieved to be greater than 100 dB, with phase margin of 65°, common mode rejection ratio (CMRR) of above 70 dB and output swing from rail to rail. The circuit provides unity gain bandwidth of 5 GHz and is suitable for high sampling rate data converter circuits.
Similar to A Design of Sigma-Delta ADC Using OTA (20)
Saudi Arabia stands as a titan in the global energy landscape, renowned for its abundant oil and gas resources. It's the largest exporter of petroleum and holds some of the world's most significant reserves. Let's delve into the top 10 oil and gas projects shaping Saudi Arabia's energy future in 2024.
Cosmetic shop management system project report.pdfKamal Acharya
Buying new cosmetic products is difficult. It can even be scary for those who have sensitive skin and are prone to skin trouble. The information needed to alleviate this problem is on the back of each product, but it's thought to interpret those ingredient lists unless you have a background in chemistry.
Instead of buying and hoping for the best, we can use data science to help us predict which products may be good fits for us. It includes various function programs to do the above mentioned tasks.
Data file handling has been effectively used in the program.
The automated cosmetic shop management system should deal with the automation of general workflow and administration process of the shop. The main processes of the system focus on customer's request where the system is able to search the most appropriate products and deliver it to the customers. It should help the employees to quickly identify the list of cosmetic product that have reached the minimum quantity and also keep a track of expired date for each cosmetic product. It should help the employees to find the rack number in which the product is placed.It is also Faster and more efficient way.
Overview of the fundamental roles in Hydropower generation and the components involved in wider Electrical Engineering.
This paper presents the design and construction of hydroelectric dams from the hydrologist’s survey of the valley before construction, all aspects and involved disciplines, fluid dynamics, structural engineering, generation and mains frequency regulation to the very transmission of power through the network in the United Kingdom.
Author: Robbie Edward Sayers
Collaborators and co editors: Charlie Sims and Connor Healey.
(C) 2024 Robbie E. Sayers
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)MdTanvirMahtab2
This presentation is about the working procedure of Shahjalal Fertilizer Company Limited (SFCL). A Govt. owned Company of Bangladesh Chemical Industries Corporation under Ministry of Industries.
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...Amil Baba Dawood bangali
Contact with Dawood Bhai Just call on +92322-6382012 and we'll help you. We'll solve all your problems within 12 to 24 hours and with 101% guarantee and with astrology systematic. If you want to take any personal or professional advice then also you can call us on +92322-6382012 , ONLINE LOVE PROBLEM & Other all types of Daily Life Problem's.Then CALL or WHATSAPP us on +92322-6382012 and Get all these problems solutions here by Amil Baba DAWOOD BANGALI
#vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore#blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #blackmagicforlove #blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #Amilbabainuk #amilbabainspain #amilbabaindubai #Amilbabainnorway #amilbabainkrachi #amilbabainlahore #amilbabaingujranwalan #amilbabainislamabad
Water scarcity is the lack of fresh water resources to meet the standard water demand. There are two type of water scarcity. One is physical. The other is economic water scarcity.
1. Miss. Niveditha Yadav M. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 5, ( Part -5) May 2017, pp.11-16
www.ijera.com DOI: 10.9790/9622-0705051116 11 | P a g e
A Design of Sigma-Delta ADC Using OTA
Miss. Niveditha Yadav M1
, Mr. Yaseen Basha2
, Dr. Venkatesh kumar H3
1
Department of ECE, PG Student, NCET/VTU, and Bengaluru, India
2
Department of ECE, Assistant professor, NCET/VTU, India, Bengaluru
3
Department of ECE, Associate professor, NCET/VTU, India, Bengaluru
ABSTRACT
Sigma-Delta Analog-to-Digital converter (ADC), is widely used in portable electronic products. An operational
transconductance amplifier (OTA) is one of the most important components of ADC. This paper presents a
new design of two stages OTA. The design incorporates Sleep insertion technique and leakage feedback current
approach for improving design parameters such as gain, and power as compared to earlier work. The design is
simulated in 0.18µm CMOS technology with supply voltage 1.8V.
Keywords: ADC, OTA, Sleep insertion Technique, Leakage feedback approach.
I. INTRODUCTION
Modern VLSI devices demands for
excessive information value with low energy
consumption and needless speed. The key additives
in the wireless receiver is the ADC, it is far way a
margin in the middle of analog and digital design.
Operational Transconductance Amplifier
The OTA is a basic building blocks found
in many analog devices such as data converter’s
(ADC &DAC). The OTA is a Transconductance
device in which the input voltage controls the output
current, it means that OTA is a voltage controlled
current source whereas the op-amps are voltage
controlled voltage source. An OTA is basically an
opamp without output buffer, so it can only drive
loads.
Analog-to-digital converter
ADC is a fundamental block in mixed-
signal VLSI circuits. The rapid growth of mobile
electronic systems increases the demand for
developing low-cost and low-power circuit
technique with high performance. Sigma delta (ΣΔ)
modulators are one of the preferred architectures for
high resolution converters. Power consumption and
area are the key parameters for a sigma delta
modulator these parameters cannot be changed once
an ADC is designed. While it can operate at higher
speed and will consume less power when operating
at a lower resolution.
II. PROPOSED OTA ARCHITECTURE
OTA is one of the basic building blocks of
any analog circuit. OTA is in existence since very
long time, this is not a recent technology. An OTA
has all the characteristics of an operational voltage
amplifier except that the output impedance ideally
approaches infinity rather than zero. OTA is used to
form the R- C integrator, which is the key block of
ΣΔ modulator. An Two-Stage OTA topology with
rail to-rail output swing is adopted for low voltage,
low power designs. Two stage OTA is a
configuration two stages are used. One of them
provides high gain followed by second stage which
provides high voltage swing. This modification
increases the gain compared to single stage OTA.
But increases complexity of design, Hence reduce
the speed as compared to single stage amplifier[2].
Fig 1: Two stage OTA
III. BLOCK DIAGRAM OF ADC
ARCHITECTURE
Fig 2. Shows The block diagram of a first
order ΣΔ modulator which consists of a integrator,
a comparator, which acts as an ADC and 1-bit DAC,
which is placed in the feedback loop. The name first
order is derived from the information that there is
only one integrator in the circuit, placed in the
forward path. When the output of the integrator is
positive, the comparator feeds back a positive
reference signal that is subtracted from the input
RESEARCH ARTICLE OPEN ACCESS
2. Miss. Niveditha Yadav M. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 5, ( Part -5) May 2017, pp.11-16
www.ijera.com DOI: 10.9790/9622-0705051116 12 | P a g e
signal of the integrator. Similarly, when the
integrator output is negative, the comparator feeds
back a negative signal that is added to the incoming
signal
Fig 2. 1 bit Sigma-delta Modulator.
IV. METHODOLOGY
sleep insertion technique and Leakage feedback
approach is to reduce tha power consumption,
leakage current and to increase the circuit
performance.
1) Sleep Insertion Technique
Sleep approach is used to rail off the
circuit from Vdd to ground, so insert a PMOS
transistor above pull up network and Vdd and
NMOS transistor below pull down Network and
GND. During standby mode a sleep transistor turns
off turn off and rail from Vdd and reduces the
leakage current. During active mode ON the sleep
transistor and direct connection of circuit with Vdd,
so increase the performance of the circuit and
Reduces the leakage power.
Fig4. sleep insertion technique
2) Leakage Feedback Approach
Leakage reduction technique is leakage
feedback approach; In this approach two parallel
PMOS transistor above pull up network and Vdd. To
provide the inverting output of the circuit connects a
inverter at the output, an inverter provides the proper
logic feedback to both pull down NMOS(S') and pull
up PMOS(S) sleep transistor. This two transistor
enhance the circuit performance and maintain the
proper logic of the circuit during standby mode.
In standby mode one of the transistor of parallel
sleep transistor turn off both NMOS and PMOS, the
output of the circuit is pass through inverter which
keep ON one of the sleep transistor which is
connected parallel by providing the proper feedback
approach. Hence circuit is active in standby mode,
the various leakage current which flow during
standby mode and increase the performance of the
circuit
Fig.5: leakage feedback current approach
V.SIMULATION RESULT AND DISSCUSSION
1) DESIGN OF COMPARATOR
Comparator is one of the fundamental
building blocks in most analog to digital converters
(ADCs). High speed flash ADCs, require high speed,
low power and small chip area. Comparators are
known as 1-bit analog to digital converter and hence
they are mostly used in large abundance in A/D
converter [4]. A comparator is same as that like of
an operational amplifier in which they have two
inputs (inverting and non-inverting) and an output.
The function of a CMOS comparator is to compare
an input signal with a reference signal which
produces a binary output signal [4].
Fig.6: Schematic view of comparator
3. Miss. Niveditha Yadav M. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 5, ( Part -5) May 2017, pp.11-16
www.ijera.com DOI: 10.9790/9622-0705051116 13 | P a g e
Simulation Results
From the analysis, the Gain of the design is 3.8 dB
and the static and total power consumption of design
is 155.5µW and 103.1µW .
Fig.7: Result of comparator
2) DESIGN OF 1-BIT DAC
This circuit contains two transmission gates
and an inverter, two reference voltages. For
particular case, +Vref is taken as +1.8 V and -Vref is
taken as –1.8V. And the operation of the circuit can
be explained by two cases.
If the input is 1, then output of the DAC is
+Vref and if the input is 0, then DAC output is -
Vref. This logic is implemented using a 2×1
multiplexer circuit. Output of the comparator act as
the select lines of the multiplexer to select the 1-bit
digital input . Transmission gates are controlled by
the output of comparator and its inverted output is
obtained from the inverter [1].
Fig.8: Schematic view of 1-bitDAC
Simulation Results
From the analysis, the Gain of the design is 7.75dB
and the static and total power consumption of design
is 2.343µW and 2.726µW.
Fig.9: Result of 1-bit DAC
3) DESIGN OF TWO STAGE OTA
Fig.10: Schematic view of Two-Stage OTA
Simulation Results
From the analysis, the Gain of the design is 9.6dB
and the static and total power consumption of design
is 15.16mW.
Fig.11: Result of Two-Stage OTA
4) DESIGN OF OP-AMP
An operational amplifier (often op-amp) is a DC-
coupled high-gain electronic voltage amplifier with a
differential input and, usually, a single-ended
output[11].
4. Miss. Niveditha Yadav M. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 5, ( Part -5) May 2017, pp.11-16
www.ijera.com DOI: 10.9790/9622-0705051116 14 | P a g e
Fig 12 : Schematic view of Op-amp
Simulation Results
From the analysis, the Gain of the design is 2.9dB
and the static and total power consumption of design
is 118µW and 118.06µW.
Fig.13: Result of Op-amp
5) OP-AMP INTEGRATOR CIRCUIT
By replacing this feedback resistance with a
capacitor we now have an R-C Network connected
across the operational amplifiers feedback path
producing another type of operational amplifier
circuit commonly called an Op-amp integrator
circuit as shown in below figure[11].
Fig.14: Op-Amp
Op-amp Integrator is an operational amplifier circuit
that performs the mathematical operation
of Integration, that is we can cause the output to
respond to changes in the input voltage over time as
the op-amp integrator produces an output voltage
which is proportional to the integral of the input
voltage.
6) DESIGN OF ADC
Fig 15 :Schematic of view of ADC
Simulation Results
From the analysis, the Gain of the design is 6.9dB
and the static and total power consumption of this
ADC design 19.14mW and 19.87mW.
Fig 16: Results of ADC
7) DESIGN OF ADC BY SLEEP INSERTION
TECHNIQUE
Fig 17: Schematic View of ADC by sleep Insertion
Technique
5. Miss. Niveditha Yadav M. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 5, ( Part -5) May 2017, pp.11-16
www.ijera.com DOI: 10.9790/9622-0705051116 15 | P a g e
Simulation Results
From the analysis, the Gain of the design is 6.9dB ,
and static and Total power consumed by OTA is
655.4µW .
Fig 18: Result of ADC by sleep Insertion
Technique
8) DESIGN OF ADC BY LEAKAGE
FEEDBACK APPROACH
Fig19: Schematic view of ADC by Leakage
Feedback Approach
Simulation Results
From the analysis, the Gain of the design is 6.9dB,
and static and total power consumed by OTA is
11.38mW.
Fig 20: Schematic view of ADC by Leakage
Feedback Approach
COMPARITION TABLE
DESIGN STATIC
POWER
(W)
TOTAL
POWER
(W)
GAIN
TWO-STAGE OTA 15.16m 15.16m 9.6dB
OP-AMP 118µ 118.06µ 2.9dB
1-BIT DAC 2.343µ 2.726µ 7.75dB
COMPARATOR 155.5µ 103.1µ 3.8dB
ADC 19.14m 19.87m 6.9dB
ADC BY SLEEP
INSERTION
TECHNIQUE
655.4µ 655.4µ 6.9dB
ADC BY LEAKAGE
FEEBBACCURRENT
11.38m 11.38m 6.9dB
V. CONCLUSION
In this work, two- stage OTA is designed
using a sleep insertion technique and leakage
feedback approach. The design is carried out in
0.18μm CMOS technology with supply voltage is
1.8V. The obtained Gain of the design with sleep
insertion technique is 6.9dB, and total power
consumed is 655.4µW. The obtained Gain of the
design with leakage feedback current approach is
6.9dB , total power consumed is 11.38mW. The
designed OTA is incorporated in Sigma-Delta
ADCs for better performance.
REFERENCE
[1] “Design of 1-Bit for Delta-Sigma
Modulator”, Remya Thankachan PG
Scholar Dept.of ECE College of
Engineering, Munnar Jayakrishnan K.R
Assistant Professor Dept.of ECE College of
Engineering Munnar ,Shahana T.K, PhD
Associate Professor Div.of Electronics SoE,
CUSAT -International Conference on
Emerging Trends in Technology and
Applied Sciences (ICETTAS 2015).
6. Miss. Niveditha Yadav M. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 5, ( Part -5) May 2017, pp.11-16
www.ijera.com DOI: 10.9790/9622-0705051116 16 | P a g e
[2] “Performance Evaluation of Different
Type of CMOS Operational
Transconductance Amplifier”, International
Journal of Science and Research (IJSR),
India Online ISSN: 2319-7064.
[3] [3] “Design, Simulation and Power
Analysis of Sigma-Delta Modulator using
0.18µm CMOS Technology”, Archana
Parutabadia*, Channakka L.a aDepartment
of Electronics & Communication
Engineering SDMCET Dharwad,India -
International Journal of Current
Engineering and Technology.
[4] “Design and Performance Analysis of a
Double-Tail Comparator for Low-Power
Applications”,IJSRET NOV-2014
[5] KushGulati and Hae-Seung Lee, “A High-
Swing, High-Performance CMOS
Telescopic Operational Amplifier”, IEEE
Journal of Solid-State Circuits, Vol. 33, No.
12, December 1998.
[6] R.Jacob Baker, Harry W. Li & David E.
Boyce, “CMOScircuit design, layout and
simulation”, IEEE Press Serieson
Microelectronic Systems, Prentice Hall of
IndiaPrivate Limited, 2004.
[7] Zahra Haddad Derafshi and Mohammad
HosseinZarifi, “Low-Power High-Speed
OTA in 0.35μm CMOS Process”, European
Journal of Scientific Research, ISSN 1450-
216X Vol.37 No.3 (2009), pp.368-375
[8] D.Nageshwarrao, S.VenkataChalamand,
V.MalleswaraRao, “Gain Boosted
Telescopic OTA with 110db Gain And
1.8GHz. UGF”, International Journal of
Electronic Engineering Research, ISSN
0975 - 6450 Volume 2 Number 2 (2010)
pp. 159 -166
[9] CarstenWulff, TrondYtterdal, “High Speed,
High Gain OTA in a Digital 90nmCMOS
Technology”, Department of Electronics
and Telecommunication, Norwegian
University of Science and Technology, N-
7491 Trondheim, Norway
[10] “Reduction of Leakage Power in CMOS
circuits (Gates) using Variable Body
Biasing with sleep insertion Technique”,1.
Sunita Yadav, M.Tech. Student of VLSI
Design Department, UTU Dehradun, UK
India, 2.Vishal Ramola, Assist. Prof. VLSI
Design Departmen[
[11] “Operational Amplifiers (Op Amps)”,
Professor Katherine Candler Notes courtesy
of Professor Sarah Harris.t, UTU,
Dehradun, UK India2