SlideShare a Scribd company logo
1 of 27
Download to read offline
OP5600 & OP7000
High performance Real-Time
simulators
Yahia Bouzid
25th June 2013
Contents
Model-based design concept
Applications
Rapid Control Prototyping
Hardware in-the-loop
OPAL-RT Real-Time simulators
Overview
OP5600
OP7000
Conclusion
Model-Based Design – Designing a controller
Rapid Control PrototypingRapid Control Prototyping Hardware in-the-loop TestingHardware in-the-loop Testing
Desktop SimulationDesktop Simulation
CodingCoding
ValidationValidation
Rapid Control Prototyping - Issues
Controller
Test the controller algorithm vs. real plant
Is the controller code already implemented ?
Do we even have the controller hardware ?
How to validate the algorithm ASAP ?
Real Plant
Rapid Control Prototyping - Solution
Real-time model execution on CPU
Fast I/O and signal processing
Real-time data logging
Real-Time Computer
Model Design
Signal Acquisition & Display
Parameter change
Workstation
Test the « simulated » algorithm vs. real plant
Final implementation of the code is not needed
Controller hardware is not needed
Objective is to validate the controller algorithm
Real Plant
Hardware in-the-loop - Issues
Validate the real controller vs. real plant
Is the plant available ?
Is the validation of controller vs. real plant safe ?
Are all test scenarios feasible with a real plant ?
Real Plant
Controller
Hardware in-the-loop - Solution
Real-time model execution on CPU
Fast I/O and signal processing
Real-time data logging
Real-Time Computer
Model Design
Signal Acquisition & Display
Parameter change
Workstation
Test the real controller vs. simulated plant
Real plant is not needed
Safe validation of integrated controller (HW + SW)
Any scenario can be implemented (faulty behaviour)
Controller
OPAL-RT Real-Time Simulators
Algorithms
Physical models Power systems
Stateflow charts
Code
Real-Time Computer
OPAL-RT Real-Time Simulators
OP7000
OP5600
OP7020
OP4500
OPAL-RT Real-Time Simulators
Simulator OP4500 OP5600 OP7000 OP7020
Size (19’’) 2U (89 mm) 4U (178 mm) 6U (267 mm) 2U (89 mm)
Type
Compact entry-level
system
High-end system
with CPUs, I/Os and
monitoring panel
High-end system
with FPGAs, I/Os and
monitoring panel
FPGA-based
simulator with 16
SFP optical fiber
Target PC 4 or 6 CPU cores 4 to 12 CPU cores External
FPGA Kintex 7
Spartan 3
Virtex 6
Virtex 6
Kintex 7
Virtex 7
Kintex 7
FPGA count 1 1 Up to 4 1
Analog I/O count 32 Up to 128 Up to 128
No I/O
Digital I/O count 64 Up to 256 Up to 256
OPAL-RT Real-Time Simulators
Integrated test bed example
32-core real-time target
OP7000 FPGA-based chassis
2 x OP5600 Expansion chassis
Powerful
Flexible
Scalable
Distributed
OP5600
OPAL-RT Real-Time Simulators – OP5600
Great computation power
Powerful real-time target (12 CPU cores 3.46 GHz)
Xilinx FPGA (Spartan 3 or Virtex 6)
Real-time OS (Linux Redhat)
Distributed parallel computation
Huge I/O capabilities
Up to 128 analog I/O or 256 digital I/O or a mix of both
Rear D-Sub 37 connectors for external devices
Front I/O monitoring (access to all I/O lines)
Many chassis can be connected together of larger I/O lines amount
Connectivity
Up to 4 PCI slots
Embedded hard drive for real-time data logging
Support for 3rd party I/Os and communication protocols (IEC61850, UDP/IP, CAN, ARINC,
MIL1553, IRIG-B, DNP3.0, C37.118, etc…)
Great computation power
Powerful real-time target (12 CPU cores 3.46 GHz)
Xilinx FPGA (Spartan 3 or Virtex 6)
Real-time OS (Linux Redhat)
Distributed parallel computation
OPAL-RT Real-Time Simulators – OP5600
CPUs FPGA
CPUs FPGA
Huge I/O capabilities
Up to 128 analog I/O or 256 digital I/O or a mix of both
Rear D-Sub 37 connectors for external devices
Front I/O monitoring (access to all I/O lines)
Many chassis can be connected together of larger
I/O amount
OPAL-RT Real-Time Simulators – OP5600
CPUs FPGA
Motherboard & CPUs
FPGA FPGA
I/O Expansion chassis
No CPUs
OPAL-RT Real-Time Simulators – OP5600
Xilinx Virtex 6 FPGA
FPGA designed for model calculation
and I/O management
Flexible solution : different IO
combinations with the same FPGA board
Up to 192 digital I/Os or up to 96 16-bit
ADC and DAC channels
Sampling time : 100 MHz or 200 MHz
Xilinx Spartan 3 FPGA
FPGA board designed for I/O management
(analog and/or digital I/Os)
Flexible solution : different IO
combinations with the same FPGA board
Up to 256 digital I/Os or up to 128 16-bit
ADC and DAC channels
Sampling time : 100 MHz
OPAL-RT Real-Time Simulators – OP5600
Conditioning I/O modules
One I/O mezzanine. Either :
OP5353 : 32 digital inputs
4V to 100V input range
Over-voltage protection
OP5354 : 32 digital outputs
5V to 30V output range
Short-circuit protection
OP5330 : 16 analog out channels
1MS/s max update rate
Programmable ranges up to +/- 16V
OP5340 : 16 analog in channels
16-bit ADC, 2.5 µs update rate
Programmable ranges up to +/- 20 V
OPAL-RT Real-Time Simulators – OP5600
Front and back panels
Front
Monitoring of all I/O lines (max 256) with
an oscilloscope
Each RJ45 connector drives 4 signals
These signals can be redirected to the
monitoring panel an its BNC interface
Back
Connection to external devices
(controllers, plants)
16 DB37 connectors drive all I/O lines
16 channels per DB37 connector
OPAL-RT Real-Time Simulators – OP5600
Simulink model
OPAL-RT provides with complete toolboxes for I/O management, including:
Analog Input & Output
Static Digital Input & Output
Time-Stamped Digital Input & Output
PWM Input & Output
Encoder Input & Output
Resolver Input & Output
Etc…
OP7000
OPAL-RT Real-Time Simulators – OP7000
FPGA-based real-time simulator
Equipped with 1 to 4 FPGA VIRTEX 6 boards
Executes models on FPGA (time step below 500 ns)
Supports eFPGAsim electrical system, floating-point
simulation solvers
High-speed interconnection with OP5600 simulators
Huge I/O capabilities
Up to 128 analog I/O or 256 digital I/O or a mix of both
Rear I/O connectors (DB37 or BNC)
Front I/O monitoring via BNC (up to 16 I/O lines can be monitored simultaneously)
LED status for each I/O line
Optical fiber for digital lines available
FPGA-based real-time simulator
High-speed interconnection with OP5600 simulators CPUs FPGA
FPGAFPGAFPGA FPGA
OPAL-RT Real-Time Simulators – OP7000
OPAL-RT Real-Time Simulators – OP7000
Conditioning I/O modules
OP5330 + OP7220 : 16 analog out channels
1MS/s max update rate
Programmable ranges up to +/- 16V
OP5340 + OP7220 : 16 analog in channels
16-bit ADC, 2.5 µs update rate
Programmable ranges up to +/- 20 V
OP7816 : 16 digital inputs opto-isolated
3V to 30V input range
Simultaneous sampling (max 10 MSPS)
OP7817 : 16 digital outputs opto-isolated
Up to 30V output range
10 ns resolution
OPAL-RT Real-Time Simulators – OP7000
Front and back panels
Front
Monitoring of all I/Os (max 256) with an
oscilloscope or status LEDs
Each RJ45 connector drives 4 signals
These signals can be redirected to the
monitoring panel an its BNC interface
Back
Connection to external devices
(controllers, plants)
DB37 and BNC connectors drive all I/O
lines
16 channels per DB37 connector
OPAL-RT Real-Time Simulators – OP7000
Simulink model
OPAL-RT provides with complete toolboxes for I/O management, including:
Analog Input & Output
Static Digital Input & Output
Time-Stamped Digital Input & Output
PWM Input & Output
Encoder Input & Output
Resolver Input & Output
Etc…
OPAL-RT Real-Time Simulators
Hardware in-the-loop / Rapid Control Prototyping / Simulation
Huge computation power
Model execution on CPUs and FPGAs
Parallel distributed computation
Fast I/O and signal processing (analog & digital signals)
Flexible and scalable I/Os (thousands of I/O lines)
Front I/O monitoring on oscilloscope
Embedded data logging (MAT-files)
Support for 3rd party devices (I/O & communication boards)
Controlled remotely from the Workstation
Scripting and automatic tests
OPAL-RT Real-Time Simulators
Thank you !
Questions ?

More Related Content

What's hot

Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_final
sean chen
 
PIC-18 Microcontroller
PIC-18 MicrocontrollerPIC-18 Microcontroller
PIC-18 Microcontroller
ASHISH RANJAN
 

What's hot (20)

8051 MICROCONTROLLER
8051 MICROCONTROLLER 8051 MICROCONTROLLER
8051 MICROCONTROLLER
 
Verilog overview
Verilog overviewVerilog overview
Verilog overview
 
Control Systems servo mechanisms.pdf
Control Systems servo mechanisms.pdfControl Systems servo mechanisms.pdf
Control Systems servo mechanisms.pdf
 
plc introduction
plc introductionplc introduction
plc introduction
 
PLC (Programmable Logic Circuit)
PLC (Programmable Logic Circuit)PLC (Programmable Logic Circuit)
PLC (Programmable Logic Circuit)
 
Plc (analog and special io)
Plc (analog and special io)Plc (analog and special io)
Plc (analog and special io)
 
Arm Processor Based Speed Control Of BLDC Motor
Arm Processor Based Speed Control Of BLDC MotorArm Processor Based Speed Control Of BLDC Motor
Arm Processor Based Speed Control Of BLDC Motor
 
Ec8791 lpc2148 timer unit
Ec8791 lpc2148 timer unitEc8791 lpc2148 timer unit
Ec8791 lpc2148 timer unit
 
Verilog
VerilogVerilog
Verilog
 
Plc and scada presentation
Plc and scada presentationPlc and scada presentation
Plc and scada presentation
 
Structural modelling
Structural modellingStructural modelling
Structural modelling
 
Types of Microcontrollers.pdf
Types of Microcontrollers.pdfTypes of Microcontrollers.pdf
Types of Microcontrollers.pdf
 
Introduction to HMI (Human Machine Interface) | Just Engineering
Introduction to  HMI (Human Machine Interface) |  Just EngineeringIntroduction to  HMI (Human Machine Interface) |  Just Engineering
Introduction to HMI (Human Machine Interface) | Just Engineering
 
CPLD xc9500
CPLD xc9500CPLD xc9500
CPLD xc9500
 
Introduction to embedded systems
Introduction to embedded systemsIntroduction to embedded systems
Introduction to embedded systems
 
ARM CORTEX M3 PPT
ARM CORTEX M3 PPTARM CORTEX M3 PPT
ARM CORTEX M3 PPT
 
Introduction of Arduino Uno
Introduction of Arduino UnoIntroduction of Arduino Uno
Introduction of Arduino Uno
 
Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_final
 
PIC-18 Microcontroller
PIC-18 MicrocontrollerPIC-18 Microcontroller
PIC-18 Microcontroller
 
Microcontroller 8096
Microcontroller 8096Microcontroller 8096
Microcontroller 8096
 

Viewers also liked

RT15 Berkeley | Real-time simulation as a prime tool for Cybersecurity - OPAL-RT
RT15 Berkeley | Real-time simulation as a prime tool for Cybersecurity - OPAL-RTRT15 Berkeley | Real-time simulation as a prime tool for Cybersecurity - OPAL-RT
RT15 Berkeley | Real-time simulation as a prime tool for Cybersecurity - OPAL-RT
OPAL-RT TECHNOLOGIES
 

Viewers also liked (20)

OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIOOPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
 
Cyclone iii
Cyclone iiiCyclone iii
Cyclone iii
 
Performance improvement of parallel active power filters using droop control ...
Performance improvement of parallel active power filters using droop control ...Performance improvement of parallel active power filters using droop control ...
Performance improvement of parallel active power filters using droop control ...
 
OPAL-RT RT13: Real time simulation of distribution grids
OPAL-RT RT13: Real time simulation of distribution gridsOPAL-RT RT13: Real time simulation of distribution grids
OPAL-RT RT13: Real time simulation of distribution grids
 
OPAL-RT RT14: MMC in RT-LAB
OPAL-RT RT14: MMC in RT-LABOPAL-RT RT14: MMC in RT-LAB
OPAL-RT RT14: MMC in RT-LAB
 
OPAL-RT | Setup and Performance of a Combined Hardware-in-loop and Software-i...
OPAL-RT | Setup and Performance of a Combined Hardware-in-loop and Software-i...OPAL-RT | Setup and Performance of a Combined Hardware-in-loop and Software-i...
OPAL-RT | Setup and Performance of a Combined Hardware-in-loop and Software-i...
 
2017 Atlanta Regional User Seminar - Conclusion
2017 Atlanta Regional User Seminar - Conclusion 2017 Atlanta Regional User Seminar - Conclusion
2017 Atlanta Regional User Seminar - Conclusion
 
OPAL-RT and RTDS Technologies Co-Simulation
OPAL-RT and RTDS Technologies Co-SimulationOPAL-RT and RTDS Technologies Co-Simulation
OPAL-RT and RTDS Technologies Co-Simulation
 
RT15 Berkeley | OPAL-RT Solutions for Microgrid Applications
RT15 Berkeley | OPAL-RT Solutions for Microgrid ApplicationsRT15 Berkeley | OPAL-RT Solutions for Microgrid Applications
RT15 Berkeley | OPAL-RT Solutions for Microgrid Applications
 
2017 Atlanta Regional User Seminar - Using OPAL-RT Real-Time Simulation and H...
2017 Atlanta Regional User Seminar - Using OPAL-RT Real-Time Simulation and H...2017 Atlanta Regional User Seminar - Using OPAL-RT Real-Time Simulation and H...
2017 Atlanta Regional User Seminar - Using OPAL-RT Real-Time Simulation and H...
 
RT15 Berkeley | Real-time simulation as a prime tool for Cybersecurity - OPAL-RT
RT15 Berkeley | Real-time simulation as a prime tool for Cybersecurity - OPAL-RTRT15 Berkeley | Real-time simulation as a prime tool for Cybersecurity - OPAL-RT
RT15 Berkeley | Real-time simulation as a prime tool for Cybersecurity - OPAL-RT
 
OPAL-RT Induction machine & power electronic test system on FPGA
OPAL-RT Induction machine & power electronic test system on FPGAOPAL-RT Induction machine & power electronic test system on FPGA
OPAL-RT Induction machine & power electronic test system on FPGA
 
Webinar | HIL Testing of Electric Transportation
Webinar | HIL Testing of Electric TransportationWebinar | HIL Testing of Electric Transportation
Webinar | HIL Testing of Electric Transportation
 
Lab-Scale MMC Test Bench
Lab-Scale MMC Test BenchLab-Scale MMC Test Bench
Lab-Scale MMC Test Bench
 
RT15 Berkeley | Introduction to FPGA Power Electronic & Electric Machine real...
RT15 Berkeley | Introduction to FPGA Power Electronic & Electric Machine real...RT15 Berkeley | Introduction to FPGA Power Electronic & Electric Machine real...
RT15 Berkeley | Introduction to FPGA Power Electronic & Electric Machine real...
 
2017 Atlanta Regional User Seminar - Real-Time Microgrid Demos
2017 Atlanta Regional User Seminar - Real-Time Microgrid Demos2017 Atlanta Regional User Seminar - Real-Time Microgrid Demos
2017 Atlanta Regional User Seminar - Real-Time Microgrid Demos
 
2017 Atlanta Regional User Seminar - Virtualizing Industrial Control Systems ...
2017 Atlanta Regional User Seminar - Virtualizing Industrial Control Systems ...2017 Atlanta Regional User Seminar - Virtualizing Industrial Control Systems ...
2017 Atlanta Regional User Seminar - Virtualizing Industrial Control Systems ...
 
Webinar | HIL-based Wide-area Monitoring, Protection and Control R&D and Testing
Webinar | HIL-based Wide-area Monitoring, Protection and Control R&D and TestingWebinar | HIL-based Wide-area Monitoring, Protection and Control R&D and Testing
Webinar | HIL-based Wide-area Monitoring, Protection and Control R&D and Testing
 
Rapid Control Prototyping Solutions
Rapid Control Prototyping SolutionsRapid Control Prototyping Solutions
Rapid Control Prototyping Solutions
 
OPAL-RT Webinar - MMC RCP HIL Solutions
OPAL-RT Webinar - MMC RCP HIL SolutionsOPAL-RT Webinar - MMC RCP HIL Solutions
OPAL-RT Webinar - MMC RCP HIL Solutions
 

Similar to OPAL-RT RT13: OP5600 & OP7000 hardware

Similar to OPAL-RT RT13: OP5600 & OP7000 hardware (20)

OPAL-RT RT13 Conference: New OP4500 hardware
OPAL-RT RT13 Conference: New OP4500 hardwareOPAL-RT RT13 Conference: New OP4500 hardware
OPAL-RT RT13 Conference: New OP4500 hardware
 
NI Compact RIO Platform
NI Compact RIO PlatformNI Compact RIO Platform
NI Compact RIO Platform
 
Real Time System Validation using Hardware in Loop (HIL) Digital Platform
Real Time System Validation using Hardware in Loop (HIL) Digital PlatformReal Time System Validation using Hardware in Loop (HIL) Digital Platform
Real Time System Validation using Hardware in Loop (HIL) Digital Platform
 
TYPHOON HIL - Product Catalog-.pdf
TYPHOON HIL - Product Catalog-.pdfTYPHOON HIL - Product Catalog-.pdf
TYPHOON HIL - Product Catalog-.pdf
 
MIXED SIGNAL VLSI TECHNOLOGY BASED SoC DESIGN FOR TEMPERATURE COMPENSATED pH...
MIXED SIGNAL VLSI TECHNOLOGY BASED SoC DESIGN FOR TEMPERATURE COMPENSATED  pH...MIXED SIGNAL VLSI TECHNOLOGY BASED SoC DESIGN FOR TEMPERATURE COMPENSATED  pH...
MIXED SIGNAL VLSI TECHNOLOGY BASED SoC DESIGN FOR TEMPERATURE COMPENSATED pH...
 
Scaling Down Instrumentation Deploying Analog Mixed Signal Technology
Scaling Down Instrumentation Deploying Analog Mixed Signal TechnologyScaling Down Instrumentation Deploying Analog Mixed Signal Technology
Scaling Down Instrumentation Deploying Analog Mixed Signal Technology
 
FE_Technologies_PLC.ppt
FE_Technologies_PLC.pptFE_Technologies_PLC.ppt
FE_Technologies_PLC.ppt
 
CHM_Technologies_PLC.ppt
CHM_Technologies_PLC.pptCHM_Technologies_PLC.ppt
CHM_Technologies_PLC.ppt
 
FE_Technologies_PLC.ppt
FE_Technologies_PLC.pptFE_Technologies_PLC.ppt
FE_Technologies_PLC.ppt
 
OPAL-RT RT13 Conference: Rapid control prototyping solutions for power electr...
OPAL-RT RT13 Conference: Rapid control prototyping solutions for power electr...OPAL-RT RT13 Conference: Rapid control prototyping solutions for power electr...
OPAL-RT RT13 Conference: Rapid control prototyping solutions for power electr...
 
Introduction to Stellaris Family Microcontrollers
Introduction to Stellaris Family MicrocontrollersIntroduction to Stellaris Family Microcontrollers
Introduction to Stellaris Family Microcontrollers
 
High-performance PC-based multi-axis motion control cards
High-performance PC-based multi-axis motion control cardsHigh-performance PC-based multi-axis motion control cards
High-performance PC-based multi-axis motion control cards
 
MaxMotion Motion Control Card - Digital Servo Control
 MaxMotion Motion Control Card  - Digital Servo Control MaxMotion Motion Control Card  - Digital Servo Control
MaxMotion Motion Control Card - Digital Servo Control
 
1. FPGA architectures.pdf
1. FPGA architectures.pdf1. FPGA architectures.pdf
1. FPGA architectures.pdf
 
Overview of LPC213x MCUs
Overview of LPC213x MCUsOverview of LPC213x MCUs
Overview of LPC213x MCUs
 
Ls catalog thiet bi tu dong plc leaflet_e_201107_dienhathe.vn
Ls catalog thiet bi tu dong plc leaflet_e_201107_dienhathe.vnLs catalog thiet bi tu dong plc leaflet_e_201107_dienhathe.vn
Ls catalog thiet bi tu dong plc leaflet_e_201107_dienhathe.vn
 
Ls catalog thiet bi tu dong plc leaflet_e_201107
Ls catalog thiet bi tu dong plc leaflet_e_201107Ls catalog thiet bi tu dong plc leaflet_e_201107
Ls catalog thiet bi tu dong plc leaflet_e_201107
 
QEI LLC
QEI LLCQEI LLC
QEI LLC
 
Multifunction Gateways - QEI LLC
Multifunction Gateways - QEI LLCMultifunction Gateways - QEI LLC
Multifunction Gateways - QEI LLC
 
ThesisPresentation_Upd
ThesisPresentation_UpdThesisPresentation_Upd
ThesisPresentation_Upd
 

More from OPAL-RT TECHNOLOGIES

Detailed large-scale real-time HYPERSIM EMT simulation for transient stabilit...
Detailed large-scale real-time HYPERSIM EMT simulation for transient stabilit...Detailed large-scale real-time HYPERSIM EMT simulation for transient stabilit...
Detailed large-scale real-time HYPERSIM EMT simulation for transient stabilit...
OPAL-RT TECHNOLOGIES
 

More from OPAL-RT TECHNOLOGIES (17)

Detailed large-scale real-time HYPERSIM EMT simulation for transient stabilit...
Detailed large-scale real-time HYPERSIM EMT simulation for transient stabilit...Detailed large-scale real-time HYPERSIM EMT simulation for transient stabilit...
Detailed large-scale real-time HYPERSIM EMT simulation for transient stabilit...
 
2017 Atlanta Regional User Seminar - Residential Battery Storage Systems. Des...
2017 Atlanta Regional User Seminar - Residential Battery Storage Systems. Des...2017 Atlanta Regional User Seminar - Residential Battery Storage Systems. Des...
2017 Atlanta Regional User Seminar - Residential Battery Storage Systems. Des...
 
2017 Atlanta Regional User Seminar - Real-Time Volt/Var Optimization Scheme f...
2017 Atlanta Regional User Seminar - Real-Time Volt/Var Optimization Scheme f...2017 Atlanta Regional User Seminar - Real-Time Volt/Var Optimization Scheme f...
2017 Atlanta Regional User Seminar - Real-Time Volt/Var Optimization Scheme f...
 
Comparison of Non-real-time and Real-time Simulators with Relays-in-the-Loop ...
Comparison of Non-real-time and Real-time Simulators with Relays-in-the-Loop ...Comparison of Non-real-time and Real-time Simulators with Relays-in-the-Loop ...
Comparison of Non-real-time and Real-time Simulators with Relays-in-the-Loop ...
 
2017 Atlanta Regional User Seminar Introduction
2017 Atlanta Regional User Seminar Introduction2017 Atlanta Regional User Seminar Introduction
2017 Atlanta Regional User Seminar Introduction
 
Power Grid Cybersecurity
Power Grid CybersecurityPower Grid Cybersecurity
Power Grid Cybersecurity
 
Microgrid Controller HIL Demonstration Platform
Microgrid Controller HIL Demonstration Platform Microgrid Controller HIL Demonstration Platform
Microgrid Controller HIL Demonstration Platform
 
RT15 Berkeley | ePHASORsim: Real-time transient stability simulation tool - O...
RT15 Berkeley | ePHASORsim: Real-time transient stability simulation tool - O...RT15 Berkeley | ePHASORsim: Real-time transient stability simulation tool - O...
RT15 Berkeley | ePHASORsim: Real-time transient stability simulation tool - O...
 
RT15 Berkeley | HYPERSIM - OPAL-RT
RT15 Berkeley | HYPERSIM - OPAL-RTRT15 Berkeley | HYPERSIM - OPAL-RT
RT15 Berkeley | HYPERSIM - OPAL-RT
 
RT15 Berkeley | ARTEMiS-SSN Features for Micro-grid / Renewable Energy Sourc...
RT15 Berkeley |  ARTEMiS-SSN Features for Micro-grid / Renewable Energy Sourc...RT15 Berkeley |  ARTEMiS-SSN Features for Micro-grid / Renewable Energy Sourc...
RT15 Berkeley | ARTEMiS-SSN Features for Micro-grid / Renewable Energy Sourc...
 
RT15 Berkeley | Requirements on Power Amplifiers and HIL Real-Time Processors...
RT15 Berkeley | Requirements on Power Amplifiers and HIL Real-Time Processors...RT15 Berkeley | Requirements on Power Amplifiers and HIL Real-Time Processors...
RT15 Berkeley | Requirements on Power Amplifiers and HIL Real-Time Processors...
 
RT15 Berkeley | Real-Time Simulation of A Modular Multilevel Converter Based ...
RT15 Berkeley | Real-Time Simulation of A Modular Multilevel Converter Based ...RT15 Berkeley | Real-Time Simulation of A Modular Multilevel Converter Based ...
RT15 Berkeley | Real-Time Simulation of A Modular Multilevel Converter Based ...
 
RT15 Berkeley | Power HIL Simulator (SimP) A prototype to develop a high band...
RT15 Berkeley | Power HIL Simulator (SimP) A prototype to develop a high band...RT15 Berkeley | Power HIL Simulator (SimP) A prototype to develop a high band...
RT15 Berkeley | Power HIL Simulator (SimP) A prototype to develop a high band...
 
RT15 Berkeley | NI / OPAL-RT Power Electronics HIL Teaching Laboratory - Nati...
RT15 Berkeley | NI / OPAL-RT Power Electronics HIL Teaching Laboratory - Nati...RT15 Berkeley | NI / OPAL-RT Power Electronics HIL Teaching Laboratory - Nati...
RT15 Berkeley | NI / OPAL-RT Power Electronics HIL Teaching Laboratory - Nati...
 
RT15 Berkeley | Multi-Terminal Power Hardware-in-the-Loop Test-Bench for Powe...
RT15 Berkeley | Multi-Terminal Power Hardware-in-the-Loop Test-Bench for Powe...RT15 Berkeley | Multi-Terminal Power Hardware-in-the-Loop Test-Bench for Powe...
RT15 Berkeley | Multi-Terminal Power Hardware-in-the-Loop Test-Bench for Powe...
 
RT15 Berkeley | End-to-End Simulation Solution for Smart Grids Applications -...
RT15 Berkeley | End-to-End Simulation Solution for Smart Grids Applications -...RT15 Berkeley | End-to-End Simulation Solution for Smart Grids Applications -...
RT15 Berkeley | End-to-End Simulation Solution for Smart Grids Applications -...
 
RT15 Berkeley | Power Grid Simulation and Beyond at PNNL
RT15 Berkeley | Power Grid Simulation and Beyond at PNNLRT15 Berkeley | Power Grid Simulation and Beyond at PNNL
RT15 Berkeley | Power Grid Simulation and Beyond at PNNL
 

Recently uploaded

Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 
Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Finding Java's Hidden Performance Traps @ DevoxxUK 2024Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Victor Rentea
 

Recently uploaded (20)

Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 
JavaScript Usage Statistics 2024 - The Ultimate Guide
JavaScript Usage Statistics 2024 - The Ultimate GuideJavaScript Usage Statistics 2024 - The Ultimate Guide
JavaScript Usage Statistics 2024 - The Ultimate Guide
 
API Governance and Monetization - The evolution of API governance
API Governance and Monetization -  The evolution of API governanceAPI Governance and Monetization -  The evolution of API governance
API Governance and Monetization - The evolution of API governance
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfRising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Quantum Leap in Next-Generation Computing
Quantum Leap in Next-Generation ComputingQuantum Leap in Next-Generation Computing
Quantum Leap in Next-Generation Computing
 
CNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In PakistanCNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In Pakistan
 
AI in Action: Real World Use Cases by Anitaraj
AI in Action: Real World Use Cases by AnitarajAI in Action: Real World Use Cases by Anitaraj
AI in Action: Real World Use Cases by Anitaraj
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..
 
Elevate Developer Efficiency & build GenAI Application with Amazon Q​
Elevate Developer Efficiency & build GenAI Application with Amazon Q​Elevate Developer Efficiency & build GenAI Application with Amazon Q​
Elevate Developer Efficiency & build GenAI Application with Amazon Q​
 
TEST BANK For Principles of Anatomy and Physiology, 16th Edition by Gerard J....
TEST BANK For Principles of Anatomy and Physiology, 16th Edition by Gerard J....TEST BANK For Principles of Anatomy and Physiology, 16th Edition by Gerard J....
TEST BANK For Principles of Anatomy and Physiology, 16th Edition by Gerard J....
 
The Zero-ETL Approach: Enhancing Data Agility and Insight
The Zero-ETL Approach: Enhancing Data Agility and InsightThe Zero-ETL Approach: Enhancing Data Agility and Insight
The Zero-ETL Approach: Enhancing Data Agility and Insight
 
Vector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxVector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptx
 
Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Finding Java's Hidden Performance Traps @ DevoxxUK 2024Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Finding Java's Hidden Performance Traps @ DevoxxUK 2024
 

OPAL-RT RT13: OP5600 & OP7000 hardware

  • 1. OP5600 & OP7000 High performance Real-Time simulators Yahia Bouzid 25th June 2013
  • 2. Contents Model-based design concept Applications Rapid Control Prototyping Hardware in-the-loop OPAL-RT Real-Time simulators Overview OP5600 OP7000 Conclusion
  • 3. Model-Based Design – Designing a controller Rapid Control PrototypingRapid Control Prototyping Hardware in-the-loop TestingHardware in-the-loop Testing Desktop SimulationDesktop Simulation CodingCoding ValidationValidation
  • 4. Rapid Control Prototyping - Issues Controller Test the controller algorithm vs. real plant Is the controller code already implemented ? Do we even have the controller hardware ? How to validate the algorithm ASAP ? Real Plant
  • 5. Rapid Control Prototyping - Solution Real-time model execution on CPU Fast I/O and signal processing Real-time data logging Real-Time Computer Model Design Signal Acquisition & Display Parameter change Workstation Test the « simulated » algorithm vs. real plant Final implementation of the code is not needed Controller hardware is not needed Objective is to validate the controller algorithm Real Plant
  • 6. Hardware in-the-loop - Issues Validate the real controller vs. real plant Is the plant available ? Is the validation of controller vs. real plant safe ? Are all test scenarios feasible with a real plant ? Real Plant Controller
  • 7. Hardware in-the-loop - Solution Real-time model execution on CPU Fast I/O and signal processing Real-time data logging Real-Time Computer Model Design Signal Acquisition & Display Parameter change Workstation Test the real controller vs. simulated plant Real plant is not needed Safe validation of integrated controller (HW + SW) Any scenario can be implemented (faulty behaviour) Controller
  • 8. OPAL-RT Real-Time Simulators Algorithms Physical models Power systems Stateflow charts Code Real-Time Computer
  • 10. OPAL-RT Real-Time Simulators Simulator OP4500 OP5600 OP7000 OP7020 Size (19’’) 2U (89 mm) 4U (178 mm) 6U (267 mm) 2U (89 mm) Type Compact entry-level system High-end system with CPUs, I/Os and monitoring panel High-end system with FPGAs, I/Os and monitoring panel FPGA-based simulator with 16 SFP optical fiber Target PC 4 or 6 CPU cores 4 to 12 CPU cores External FPGA Kintex 7 Spartan 3 Virtex 6 Virtex 6 Kintex 7 Virtex 7 Kintex 7 FPGA count 1 1 Up to 4 1 Analog I/O count 32 Up to 128 Up to 128 No I/O Digital I/O count 64 Up to 256 Up to 256
  • 11. OPAL-RT Real-Time Simulators Integrated test bed example 32-core real-time target OP7000 FPGA-based chassis 2 x OP5600 Expansion chassis Powerful Flexible Scalable Distributed
  • 13. OPAL-RT Real-Time Simulators – OP5600 Great computation power Powerful real-time target (12 CPU cores 3.46 GHz) Xilinx FPGA (Spartan 3 or Virtex 6) Real-time OS (Linux Redhat) Distributed parallel computation Huge I/O capabilities Up to 128 analog I/O or 256 digital I/O or a mix of both Rear D-Sub 37 connectors for external devices Front I/O monitoring (access to all I/O lines) Many chassis can be connected together of larger I/O lines amount Connectivity Up to 4 PCI slots Embedded hard drive for real-time data logging Support for 3rd party I/Os and communication protocols (IEC61850, UDP/IP, CAN, ARINC, MIL1553, IRIG-B, DNP3.0, C37.118, etc…)
  • 14. Great computation power Powerful real-time target (12 CPU cores 3.46 GHz) Xilinx FPGA (Spartan 3 or Virtex 6) Real-time OS (Linux Redhat) Distributed parallel computation OPAL-RT Real-Time Simulators – OP5600 CPUs FPGA CPUs FPGA
  • 15. Huge I/O capabilities Up to 128 analog I/O or 256 digital I/O or a mix of both Rear D-Sub 37 connectors for external devices Front I/O monitoring (access to all I/O lines) Many chassis can be connected together of larger I/O amount OPAL-RT Real-Time Simulators – OP5600 CPUs FPGA Motherboard & CPUs FPGA FPGA I/O Expansion chassis No CPUs
  • 16. OPAL-RT Real-Time Simulators – OP5600 Xilinx Virtex 6 FPGA FPGA designed for model calculation and I/O management Flexible solution : different IO combinations with the same FPGA board Up to 192 digital I/Os or up to 96 16-bit ADC and DAC channels Sampling time : 100 MHz or 200 MHz Xilinx Spartan 3 FPGA FPGA board designed for I/O management (analog and/or digital I/Os) Flexible solution : different IO combinations with the same FPGA board Up to 256 digital I/Os or up to 128 16-bit ADC and DAC channels Sampling time : 100 MHz
  • 17. OPAL-RT Real-Time Simulators – OP5600 Conditioning I/O modules One I/O mezzanine. Either : OP5353 : 32 digital inputs 4V to 100V input range Over-voltage protection OP5354 : 32 digital outputs 5V to 30V output range Short-circuit protection OP5330 : 16 analog out channels 1MS/s max update rate Programmable ranges up to +/- 16V OP5340 : 16 analog in channels 16-bit ADC, 2.5 µs update rate Programmable ranges up to +/- 20 V
  • 18. OPAL-RT Real-Time Simulators – OP5600 Front and back panels Front Monitoring of all I/O lines (max 256) with an oscilloscope Each RJ45 connector drives 4 signals These signals can be redirected to the monitoring panel an its BNC interface Back Connection to external devices (controllers, plants) 16 DB37 connectors drive all I/O lines 16 channels per DB37 connector
  • 19. OPAL-RT Real-Time Simulators – OP5600 Simulink model OPAL-RT provides with complete toolboxes for I/O management, including: Analog Input & Output Static Digital Input & Output Time-Stamped Digital Input & Output PWM Input & Output Encoder Input & Output Resolver Input & Output Etc…
  • 21. OPAL-RT Real-Time Simulators – OP7000 FPGA-based real-time simulator Equipped with 1 to 4 FPGA VIRTEX 6 boards Executes models on FPGA (time step below 500 ns) Supports eFPGAsim electrical system, floating-point simulation solvers High-speed interconnection with OP5600 simulators Huge I/O capabilities Up to 128 analog I/O or 256 digital I/O or a mix of both Rear I/O connectors (DB37 or BNC) Front I/O monitoring via BNC (up to 16 I/O lines can be monitored simultaneously) LED status for each I/O line Optical fiber for digital lines available
  • 22. FPGA-based real-time simulator High-speed interconnection with OP5600 simulators CPUs FPGA FPGAFPGAFPGA FPGA OPAL-RT Real-Time Simulators – OP7000
  • 23. OPAL-RT Real-Time Simulators – OP7000 Conditioning I/O modules OP5330 + OP7220 : 16 analog out channels 1MS/s max update rate Programmable ranges up to +/- 16V OP5340 + OP7220 : 16 analog in channels 16-bit ADC, 2.5 µs update rate Programmable ranges up to +/- 20 V OP7816 : 16 digital inputs opto-isolated 3V to 30V input range Simultaneous sampling (max 10 MSPS) OP7817 : 16 digital outputs opto-isolated Up to 30V output range 10 ns resolution
  • 24. OPAL-RT Real-Time Simulators – OP7000 Front and back panels Front Monitoring of all I/Os (max 256) with an oscilloscope or status LEDs Each RJ45 connector drives 4 signals These signals can be redirected to the monitoring panel an its BNC interface Back Connection to external devices (controllers, plants) DB37 and BNC connectors drive all I/O lines 16 channels per DB37 connector
  • 25. OPAL-RT Real-Time Simulators – OP7000 Simulink model OPAL-RT provides with complete toolboxes for I/O management, including: Analog Input & Output Static Digital Input & Output Time-Stamped Digital Input & Output PWM Input & Output Encoder Input & Output Resolver Input & Output Etc…
  • 26. OPAL-RT Real-Time Simulators Hardware in-the-loop / Rapid Control Prototyping / Simulation Huge computation power Model execution on CPUs and FPGAs Parallel distributed computation Fast I/O and signal processing (analog & digital signals) Flexible and scalable I/Os (thousands of I/O lines) Front I/O monitoring on oscilloscope Embedded data logging (MAT-files) Support for 3rd party devices (I/O & communication boards) Controlled remotely from the Workstation Scripting and automatic tests