Design and Testability of Diverse Reversible Error Control Circuits

•

0 likes•23 views

The authors of this work realized a need for a conservative reversible nanocircuit which can involve quantum computing to researchers and other having a requirement for a cognizance of the emerging field, and the work attempts to meet that need. The book beginnings with a basic to the topic of quantum computing. Followed by one supporting chapters on quantum computing and testing. Nanocircuit design for the low-cost nano-communication framework is addressed in two chapters; one on error control, decoder and the other on testing reversible logic circuit. This leads to another contribution of this work in that synthesis, optimization, testing of reversible circuits, quantum circuit, and logic around quantumdot cellular automata build through the chapters. A Verilog code describes the algorithm of the HDLQ model components including all elements for the reversible gate is available for the readers. We hope that researchers and instructors find this book useful in their basic learning resource.

Engineering

Neeraj Kumar Misra
Subodh Wairya
Bibhash Sen
Design and Testability of
Diverse Reversible Error
Control Circuits.
The authors of this work realized a need for a conservative reversible
nanocircuit which can involve quantum computing to researchers and
other having a requirement for a cognizance of the emerging field, and
the work attempts to meet that need. The book beginnings with a basic to
the topic of quantum computing. Followed by one supporting chapters on
quantum computing and testing. Nanocircuit design for the low-cost
nano-communication framework is addressed in two chapters; one on
error control, decoder and the other on testing reversible logic circuit. This
leads to another contribution of this work in that synthesis, optimization,
testing of reversible circuits, quantum circuit, and logic around quantum-
dot cellular automata build through the chapters. A Verilog code describes
the algorithm of the HDLQ model components including all elements for
the reversible gate is available for the readers. We hope that researchers
and instructors find this book useful in their basic learning resource.
Neeraj Kumar Misra is Ph.D under TEQIP-II in Institute of Engineering and
Technology, Lucknow. Subodh Wairya is Professor and HoD in the
Department of Electronics Engineering in Institute of Engineering and
Technology, Lucknow. Bibhash Sen is AP in the Department of Computer
Science and Engineering in National Institute of Technology, Durgapur,
WB.
978-620-2-01508-0
ConservativeReversibleNanocircuitsMisra,Wairya,Sen

What's hot

IEEE 2014 JAVA MOBILE COMPUTING PROJECTS A low complexity algorithm for neigh...

IEEEFINALYEARSTUDENTPROJECTS

Master Thesis of Computer Engineering: OpenTranslator

Giuseppe D'Onofrio

Suraj R -resume

Suraj Ramaswamy

This is the first introductory presentation of project "The Study and Simulation of Performance Parameters Of Wireless Sensor Network Using MATLAB" In this PPT I have tell about Introduction Architecture of WSN Literature Review Why Matlab? Conclusion Proposed Plan of Work and Final presentation will be available soon. Thank you. Regarding project for more details or any query you can mail on my email id: pandharevicky9@gmail.com Thank you.

Wireless Sensor Network Simulation using matlab Iintroductory presenatation

vicky pandhare

Quantum Cryptography abstract

Kalluri Madhuri

Omkar revankar

OmkarRevankar1

somasundaram resume

somasundaram r

What's hot (7)

IEEE 2014 JAVA MOBILE COMPUTING PROJECTS A low complexity algorithm for neigh...

Master Thesis of Computer Engineering: OpenTranslator

Suraj R -resume

Wireless Sensor Network Simulation using matlab Iintroductory presenatation

Quantum Cryptography abstract

Omkar revankar

somasundaram resume

Similar to Design and Testability of Diverse Reversible Error Control Circuits

Quantum-dot cellular automata are a prominent part of the nanoscale regime. They use a quantum cellular based architecture which enables rapid information process with high device density. This paper targets the two kinds of novel error control circuits such as Hamming code, parity generator and checker. To design the HG-PP (HG = Hamming gate, PP = parity preserving), NG-PP (NG = new gate) are proposed for optimising the circuits. Based on the proposed gates and a few existing gates, the Hamming code and parity generator and checker circuits are constructed. The proposed gates have been framed and verified in QCA. The simulation outcomes signify that their framed circuits are faultless. In addition to verification, physical reversible is done. The reversible major metrics such as gate count, quantum cost, unit delay, and garbage outputs, uses best optimisation results compared to counterparts. They can be utilised as a low power error control circuit applied in future communication systems.

Novel conservative reversible error control circuits based on molecular QCA

VIT-AP University

The aim of this novel work is to fill a gap that has appeared in the reversible computing, emerging domain of Futuristic Quantum Information Science. Themes in Quantum Information Science have been an emerging domain. This work targets the basic level void by terminology coverage of quantum circuit synthesis. Chapters introduce the synthesis approach of reversible adders, comparator, code converters, and median filter. This book then covers decomposition, mapping and optimization tools in quantum logic circuits. The flow of the work is organized to understand the synthesis of a quantum circuit that begins using quantum gates and then move into physical implementation on nano-computing technology.

Analysis and Optimization of Quantum circuits

VIT-AP University

Vedic multiplier is based on ancient Indian Vedic mathematics that offers simpler and hierarchical structure. Multi-valued logic results in the effective utilization of interconnections, which reduces the chip size and delay. This paper proposes a new design of 4×4 Vedic multiplier using quaternary current-mode multi-valued logic, equivalent to iplier has very low transistor-count and consumes very low power as compared to other multiplier designs. Since the performance of a digital signal processor depends mainly on the multipliers used, the proposed approach can greatly enhance the performance of a digital signal processing system.

Design of Efficient 4×4 Quaternary Vedic Multiplier Using Current-Mode Multi-...

idescitation

Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in high computation throughput due to its replica architecture, where latency is minimized in each of the replica stages. The proposed novel divider based symmetric key crypto-hardware architecture for lightweight embedded devices and the results obtained for this architecture by the analysis using the QCADesigner tool. For the physical environment in QCA computing paradigm are achieved through optimization the architecture of cell by using the robust design computing architecture. For the extended perspective of lower divider to higher divider and to synthesize, target outcomes by using efficient architecture.

A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...

VIT-AP University

TB04_soft-computing-ebook.pdf

mohammadsajidansari4

The digital logic circuits are restricted for the requirement of interconnections. This difficulty overcomes by using a big set of signals over the same chip area. Multiple-valued logic (MVL) designs contain more importance from that perspective. This paper gives the fabrication of a multiple-valued half adder and full adder circuits. This technique advantageous for large scale circuits due to which large power dissipation with increased speed can lead to the development of extremely low energy circuitÃ¢â‚¬â„¢s use for the high performance required for number of applications. Multiple-valued logic (MVL) designs are gaining more advantageous from the design of a multiple-valued half adder and full adder circuits. The presented adders are design in Multiple-Valued voltage-Mode Logic (MV-VML). In quaternary half adder, quaternary logic levels are exploited for the intention of addition. Addition operation is executed with minimum number of gates and less depth of net. The design is targeted for the 0.18 ÃŽÂ¼m CMOS technology. Circuit is design by using Advanced Design System software {ADS software}. In this paper we try to find area, power and speed of the design HAq / FAq without any need of conversion, and compare to existing binary circuits [HAb / FAb].

IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE

Journal For Research

Quantum technology has an attractive application nowadays for its minimizing the energy dissipation, which is a prominent part of any system-level design. In this article, the significant module of a multiplexer, an extended to n:1 is framed with prominent application in the control unit of the processor. The proposed multiplexer modules are framed by the algorithm, which is extended perspective based. Further, quantum cost and gate count are less to ensure the efficient quantum computing framed. In addition, the QCA computing framework is an attempt to synthesize the optimal primitives in conservative reversible multiplexer in nano-electronic confine application. The developed lemmas is framed to prove the optimal parameters in the reversible circuit. Compared with existing state-of-art-works, the proposed modular multiplexer, the gate count, quantum cost and unit delay are optimal.

A modular approach for testable conservative reversible multiplexer circuit f...

VIT-AP University

A survey report on mapping of networks

IRJET Journal

lit review presentation RK SHARMA.pptx

Ersandeepkanaujia

One of the critical issues in VLSI circuit is High Power dissipation. Quantumdot Cellular Automata (QCA) which is widely utilized in nanocomputing era. QCA has Landauer clocked based synthesis approach and it has clocked based information flow. This manuscript analysis and design a combinational digital circuits in an emerging QCA framework. The design is evaluated and formulated in terms of area, latency and power dissipation. QCA Designer tool has been taken for the design of quantum cell-based combinational circuits and simulation purpose. Moreover, it is believed based on experimental analysis that the QCA based combination circuits will make a contribution to high computing speed and low power paradigm.

Study and Performance Analysis of MOS Technology and Nanocomputing QCA

VIT-AP University

Abstract This paper presents a different approach to solve the parallel CRC circuit. The previous works have been studied. Certain drawbacks were observed in the previous works. Some authors had used Linear feedback shift registers to do serial implementation. This approach resulted in a circuit that was inefficient in terms of time utilization. Though some authors had used the concept of parallel CRC but there was scope for improvement. We have worked on the related issues and have proposed an efficient mechanism. We have developed the VHDL code using VHDL structural modelling. The work was also compared with existing models of parallel implementation of four bit CRC circuit. The code is written for four bit parallel CRC and FPGA implementation of the code was done. Comparing with existing work, the proposed model is more efficient in terms of hardware utilization. As the hardware utilization has been been done in an efficient way, the overall efficiency of the parallel CRC is found to improve. Keywords: CRC,PARALLEL CRC, STRUCTURAL MODELLING

Fpga implementation of 4 bit parallel cyclic redundancy code

eSAT Journals

AN ENERGY AWARE FUZZY APPROACH TO UNEQUAL CLUSTERING IN WIRELESS SENSOR NETWO...

Amit Kumar

In the digital circuit design, the primary factors are low power and a high packing density. The reversible logic circuit in quantum-dot cellular automata (QCA) framework is hoped to be effective in addressing the factor of power consumption at nanoscale regime. Fault tolerant circuits are suited of interruption of errors at the outputs. This manuscript focuses the design of ALU in QCA-based and propose new parity preserving gate. It has been introduced that new reversible gate, namely, universal parity preserving gate (UPPG), to optimise the ALU circuits. An algorithm and lemmas are shown in designing ALU. The ALU generates a number of arithmetic and logical function with using only less architectural complexity. Most importantly circuit design focuses on optimising the gate count and quantum cost. In addition to optimisation, the workability of UPPG gate is tested by QCA and the simulation result obtained ensures the correctness of the design.

Approach to design a high performance fault-tolerant reversible ALU

VIT-AP University

Ieee projects 2011 ns 2 SBGC ( Trichy, Madurai, Chennai, Dindigul, Natham, Pu...

SBGC

Nano Magnetic Logic (NML) has been attracting application in optical computing, nanodevice formation, and low power. In this paper nanoscale architecture such as the decoder, multiplexer, and comparator are implemented on perpendicular-nano magnetic logic (pNML) technology. All these architectures with the superiority of minimum complexity and minimum delay are pointed. The proposed architectures have been designed using pNML in MagCAD tool, simulated with modelsim platform and correctness shown by simulation waveform. The correctness of these designs can be verified easily when Verilog code is generated from MagCAD tool. The performance of the proposed comparator towards default parameters shows the area of 2.4336 μm2 and critical path of 1.5E-7 sec. As a higher order, the realization of a 4-to-1 multiplexer in NML has also been included in this work.

Design of magnetic dipole based 3D integration nano-circuits for future elect...

VIT-AP University

Quantum-dot cellular automata (QCA) gained a notable attraction in the emerging nanotechnology to get the better of power consumption, density, nano-scale design, the performance of the present CMOS technology. Many designs had been proposed in QCA for an arithmetic circuit like adder, divider, parity checker and comparator etc. Most of the designs have been facing the challenges of cost efficiency, power dissi-pation, device density etc. However, consideration of design automation, underlying clocking layout and integration of the sub modules are the most important which has a direct impact on the fabrication of the design. This work proposed a novel cost ef-fective and power aware comparator design, which is an essential segment in central processing unit (CPU). The noticeable novelty of the design was the use of underlying regular clocking scheme. A new scalable, regular clocking scheme has been utilized in the coplanar design of the comparator which enables regular or uniform cell layout of QCA circuit. It also exhibited the significant improvement over existing counterparts having irregular clocking in terms of area and latency. QCADesigner was used to test and verify the functionality of the circuit and by using QCAPro the power dissipation has been analyzed.

Regular clocking scheme based design of cost-efficient comparator in QCA

nooriasukmaningtyas

Wireless Sensor Networks

SRAVANIP22

Quantum machine learning, an important element of quantum computing, recently has gained research attention around the world. In this paper, we have proposed a quantum machine learning model to classify images using a quantum classifier. We exhibit the results of a comprehensive quantum classifier with transfer learning applied to image datasets in particular. The work uses hybrid transfer learning technique along with the classical pre-trained network and variational quantum circuits as their final layers on a small scale of dataset. The implementation is carried out in a quantum processor of a chosen set of highly informative functions using PennyLane a cross-platform software package for using quantum computers to evaluate the high-resolution image classifier. The performance of the model proved to be more accurate than its counterpart and outperforms all other existing classical models in terms of time and competence.

Quantum transfer learning for image classification

TELKOMNIKA JOURNAL

Wireless body area network

subhradeep mitra

IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology

A simplified design of multiplier for multi layer feed forward hardware neura...

eSAT Publishing House

Similar to Design and Testability of Diverse Reversible Error Control Circuits (20)

Novel conservative reversible error control circuits based on molecular QCA

Analysis and Optimization of Quantum circuits

Design of Efficient 4×4 Quaternary Vedic Multiplier Using Current-Mode Multi-...

A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...

TB04_soft-computing-ebook.pdf

IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE

A modular approach for testable conservative reversible multiplexer circuit f...

A survey report on mapping of networks

lit review presentation RK SHARMA.pptx

Study and Performance Analysis of MOS Technology and Nanocomputing QCA

Fpga implementation of 4 bit parallel cyclic redundancy code

AN ENERGY AWARE FUZZY APPROACH TO UNEQUAL CLUSTERING IN WIRELESS SENSOR NETWO...

Approach to design a high performance fault-tolerant reversible ALU

Ieee projects 2011 ns 2 SBGC ( Trichy, Madurai, Chennai, Dindigul, Natham, Pu...

Design of magnetic dipole based 3D integration nano-circuits for future elect...

Regular clocking scheme based design of cost-efficient comparator in QCA

Wireless Sensor Networks

Quantum transfer learning for image classification

Wireless body area network

A simplified design of multiplier for multi layer feed forward hardware neura...

More from VIT-AP University

The impact of quantum computing has been widely recognised in the engineering domain. The age of quantum computing has arrived, and with it comes the ability to easily solve exponential problems. This book is written by me to meet current academic demands. The book is designed to address the most important aspects of the subject of Quantum Computing. The publication of the book "Quantum Computing" is the culmination of numerous years of research and teaching in academia. It is given in a way that is straightforward to comprehend. The undergraduates, and graduate students may all benefit from reading this book. We have given our very best effort to bring you accurate book material. The book explains the fundamentals of this topic in simple, straightforward language. The most efficient approach to go through this book is to grasp the underlying fundamental as well as mathematical concepts. The chapters are meant to stand on their own. This book is not intended to be theoretical; rather, it will serve to familiarise you with the fundamental of quantum computing, like applications, multiple-qubit systems, quantum state transformations, quantum gates and quantum circuits, tools for quantum computing, bell states, quantum Parallelism, quantum Algorithms: Shor’s Algorithm, Grover’s Algorithm, Quantum Hardware and software, Quantum Cryptography and Security, Quantum Error Rates and Quantum Noise, Quantum Fourier Transform, Quantum Machine Learning and so on. The model questions and multiple-choice questions that are provided at the end of the book have been chosen to improve readers' understanding, as well as their performance in exams and key employment. We warmly welcome and would be very appreciative of any comments or recommendations, that will help us enhance the overall quality of the book.

Quantum Computing

VIT-AP University

The goal of Very Large Scale Integration (VLSI) over the past several decades has been the miniaturisation of chip size, along with increased computing speed and decreased power consumption. Miniaturization of size, high computing speed, and low power consumption does not appear to be able to meet the demand of consumers at this time. Quantum dot cellular automata is a more promising methodology that has the potential to optimise power, speed, and area at the nano-computing scale. In the field of nanocomputing, combinational circuit design has seen a significant amount of research and development effort. This article presents a comprehensive review as well as a proposed design of a decoder that has an accurate clocking mechanism and the best design. In terms of cell count, total area, cell area, area coverage, latency, QCA cost, and quantum cost, the novel 2-to-4 decoder achieves values of 87, 0.10, 0.0281, 28.1, 2.5, 0.625, 0.25, which is better than the prior work. Comparing the 2-to-4 decoder design to a standard design, the improvement is 72.64 %, 80 %, 72.71 %, 28.1 %, 64.28 %, 97,44 and 92.85 % in cell count, total area, cell area, area coverage, latency, QCA cost, and Quantum cost, respectively.

Cost-effective architecture of decoder circuits and futuristic scope in the e...

VIT-AP University

Information Theory and Coding

VIT-AP University

As the process of scaling down continues at a rapid pace, there is a growing need for an alternative semiconductor device to replace CMOS. One of the alternatives that attracted a lot of attention is called nanomagnetic logic (NML). This is because NML delivers a high device density in addition to a non-volatility of stored information, beyond-CMOS technologies, and device work at room temperature. It is necessary to lower the circuit density and increase the speed of circuits like adders. Using emerging NML logic, we created a full-adder, and ripple carry adder (RCA) with a minimum area. As a result, the invented multilayer-based decimal design makes use of RCA, and full-adder, for innovative 3D topology. We used an NML framework built with perpendicular nanomagnetic (pNML) layers to simulate the characteristics of these devices. With the adder designs that have been offered the latency values are relatively low while performing exhaustive testing. Using pNML technology, a decimal adder has been constructed for the first time in the literature. In addition, simulations are carried out with the help of the Modelsim simulator. During the process of nanomagnetic designing consideration is given to both of these aspects as latency and area. To create an NML circuit, the tool MagCAD is employed. Results are better using the pNML environment-based full adder, RCA and decimal adder.

Efficient architecture for arithmetic designs using perpendicular NanoMagneti...

VIT-AP University

The Energy Storage System (ESS) is geared toward sophisticated systems with increased operating time for a variety of real-time applications such as an electric vehicle, a WSN (Wireless Sensor Network), a Capa bus, and so on. Its primary focus is on supplying these kinds of systems with additional capacity in recent development, and this will continue to be its primary focus. Because of their exceptionally high specific power, rapid charging, and low ESR (Effective Series Resistance), electric double-layer (EDLC) capacitors or supercapacitors are encouraged for use because they can be integrated more easily with battery technology that can be used in electric vehicles and other electronic devices. The supercapacitor calls for a precise and accurate characterization in order to facilitate the development of improved applications and more effective energy storage devices and technologies. In this article, we studied various supercapacitor electrode components, electrolytic solutions, analogous circuit models, electrical energy storage properties, and some real-time supercapacitor applications in the automotive, manufacturing, construction, and consumer electronics industries. In addition, we have discussed on hybrid material that was just recently developed with the goal of enhancing the conductivity and effectiveness of supercapacitors. Aside from this, we have discussed about the behaviour of supercapacitors in terms of how their behaviour is dependent on current and voltage with detailed analysis.

An in-depth study of the electrical characterization of supercapacitors for r...

VIT-AP University

Agenda 1. Algorithm of Reading Scientific Research Article 2. Importance of ORCID ID 3. Benefit of ORCiD 4. Process of Connecting Scopus database to ORCiD iD 5. Registration of ORCiD iD Account 6. Scopus Database connected to ORCiD iD 7. BibTeX Entry to add all the publication at the same time in ORCiD iD 8. Process of importing BibTex into ORCiD Database 9. Using Bibtex include all the research article in one time

Algorithm of Reading Scientific Research Article

VIT-AP University

How to Calculate the H-index and Effective Response of Reviewer

VIT-AP University

Importance of ORCHID ID

VIT-AP University

Writing and Good Abstract to Improve Your Article Quality

VIT-AP University

Fundamental of Electrical and Electronics Engineering.pdf

VIT-AP University

As the semiconductor industry strives for downsizing and high speed, it is confronted with increasing scaling uncertainty as devices decrease to the nanoscale. Nano-magnetic logic (NML) is an alternative approach to synthesize the digital logic circuits with high-density and lowpower consumption. We introduced an optimal design of content addressable memory (CAM) memory based on perpendicular nano-magnetic logic (pNML). The main aim of this implementation is to synthesize CAM memory in terms of latency and other design parameters. The implementation of the design is a multilayer approach, which is optimal. The synthesis approach and optimization are perfectly scalable across layout construction of designs. Here a new logic gate in pNML technology is designed which is mainly used for matching of two input numbers. According to insight, both memory unit and a matching unit in the pNML are introduced in the state-of-the-artwork for the ¯rst time to synthesize design in high-speed pNML application. MAGCAD tool is used for the design of all the proposed pNML layouts.

Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...

VIT-AP University

For design methodology of CRC or cyclic redundancy check is very used technique for error checking and shows the transmission reliability we are using the HDLC block. HDLC block is very useful in data communication these block operated in data link layer. For design methodology of CRC is to generate the CRC polynomial using XOR’s gate and shift register these polynomial are implement on software Xilinx Plan Ahead 13.1 and verify for simulation result for random testing of CRC bit on receiver side same result are obtained to show that it is more reliable.

Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...

VIT-AP University

Wireless sensor networks is challenging in that it requires an enormous breadth of knowledge from an enormous variety of disciplines. A lot of study has been done to minimize the energy used in routing and number of protocols has been developed. These protocols can be classified as - Hierarchical, data centric, location based and Network flow protocols. In this paper, we are particularly focusing on hierarchical protocols. In such types of protocols, the energy efficient clusters are formed with a hierarchy of cluster heads. Each cluster has its representative cluster head which is responsible for collecting and aggregating the data from its respective cluster and then transmitting this data to the Base Station either directly or through the hierarchy of other cluster heads. Fuzzy logic has been successfully applied in various areas including communication and has shown promising results. However, the potentials of fuzzy logic in wireless sensor networks still need to be explored. Optimization of wireless sensor networks involve various tradeoffs, for example, lower transmission power vs. longer transmission duration, multi-hop vs. direct communication, computation vs. communication etc. Fuzzy logic is well suited for application having conflicting requirements. Moreover, in WSN, as the energy metrics vary widely with the type of sensor node implementation platform, using fuzzy logic has the advantage of being easily adaptable to such changes.

Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor Networking

VIT-AP University

Quantum-dot cellular automata is a modern computing paradigm, conceived in feature of nanometer scale with high integration density, and significant low power. For the QCA technology, making these high-density design means an increase in the complexity which in turn leads to growth in the number of faults. The defect model presented in this paper categorized into two types, which include single missing and additional cell considering for QCA fault. Proposed gates have been designed in the QCA and verified. The proposed Fredkin gate design has been compared with an existing design, and 43% and 70% improvement in cell count and area respectively are revealed. Also, the Toffoli design in QCA which achieve some parameters such as cell complexity of 39, and the average fault tolerance of 53.5%. The polarization value for both single cells missing an addition cell missing has been studied to explain the logic signal strength effect physically. A QCA framework for the 3-input Ex-OR, 2:1 multiplexer, Fredkin, and Toffoli gate for the fault problem in which reliability analysis based on Hardware description language for QCA devices (HDLQ) is discussed and verified on the fault pattern look-up table.

Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...

VIT-AP University

Quantum cell automata (QCA) are the best possible alternative to the conventional CMOS technology due to its low power consumption, less area and high-speed operation. This paper describes synthesizable QCA implementation of squaring. Vedic sutras used for squaring are defined over algorithm construction. Based on the concept of the Vedic sutra, this paper has carried out 2-bit square and 4-bit square, projective to affine logic gates construction. Importantly for miniaturization of devices, the QCA based square is the operation on which the area of circuits relies on. This means that significantly lower QCA parameters can be used in the square than in other competitive square circuits such as Wallace, Dadda, serial parallel, and Baugh-Wooley.

A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata

VIT-AP University

Now researchers are moving toward emerging technologies to replace the conventional CMOS technology. Quantum-dot cellular automata (QCA) are one of them for high-performance computing circuits. Ternary QCA is one of the finest research areas in this domain for replacement of binary logic. In this paper, we proposed a new redundant adder architecture using Ternary QCA technology. Our proposed architecture has 233 numbers of cells with an area of 0.35 μm2. All the proposed ternary logic layouts are implemented in TQCA designer tool.

A Redundant Adder Architecture in Ternary Quantum-Dot Cellular Automata

VIT-AP University

The CMOS-based integrated circuit may scale down to nanometer range. The primary challenge is to further downscale the device and high-energy dissipation. Reversible logic does not dissipate energy and no information loss. In this way, the state-of-the-art technology such as QCA was forced toward high-speed computing with negligible energy dissipation in the physical foreground. This work targets the design of non-restoring reversible divider circuit and its implementation in QCA. We have utilized few 2 × 2 FG and 4 × 4 HNG gates as the block construction and also show the QCA implementation having cost-efficient approach. Further, the divider circuit has synthesized with FG and HNG gates and QCA implementation. This divider circuit inherits many benefits such as fewer garbage outputs, reduce quantum cost are achieved, and also reduced QCA primitives can be improved by using efficient QCA layout scheme. Simulation investigations have been verified by QCA Designer. The proposed non-restoring divider also compares the reversible metrics results with some of other existing works.

Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...

VIT-AP University

Moving towards micrometre scale to nanometre scale device shrinks down emerging nanometre technology such as quantum-dot cellular automata as a nesting success. The introduced architecture is robust where the explicit design of full adder and full subtraction uses for Ex-OR design. A new architecture of Ex-OR based on one majority gate is proposed, which its most optimized architecture and its placement of cells from the novel design. The analysis based on simulation showed that the introduced Ex-OR and full adder makes only 11 and 46 cells count, respectively. In proposed Ex-OR design, first output is received with no any latency which can be a suitable design for implementation of the high-speed full adder design. In addition, power estimation results are obtained after simulation of proposed designs in QCAPro tool. Therefore, the novel designs improve the energy dissipation parameters such as mean leakage energy dissipation, mean switching energy dissipation and total energy dissipation 75, 11.28 and 82.19% in comparison with the most robust design in existing.

An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full Adder

VIT-AP University

We are observing in this pandemic situation of COVID-19 the world in very challenging and to solve this complex problem in quick time. Today, we are facing a difficult complex problem such as Coronavirus. This Coronavirus affects human life. Quantum computing is the only support that can give us quick results by processing the Coronavirus compound at high computation speed. Whatever present circuits in VLSI domain, we cannot perform the high-speed computation and not tackle the complex case as present COVID-19. In this article, we have been discussed about quantumcomputing era during the pandemic situation ofCOVID-19. Further, this paper presents fundamental about quantum properties such as superpo- sition, entanglement, and quantum programming tools such as Qiskit (IBM), pyQuil (Google), ProjectQ (ETH), Revkit, and RCvewier + . We have presented quantum circuit and its decomposed circuit of such gates as Toffoli, Fredkin, Peres, and new fault tolerance. In addition, we proposed algorithm as transforming cascade to the quantumcircuitwhich is extended for verification based.All these concepts presented here will be very useful to researcher, academician, and industry person to tackle this pandemic situation of COVID-19.

Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19

VIT-AP University

The reversible logic circuit is popular due to its quantum gates involved where quantum gates are reversible and noted down feature of no information loss. In this paper, parity preserving reversible binary-to-BCD code converter is designed, and effect of reversible metrics is analyzed such as gate count, ancilla input, garbage output, and quantum cost. This design can build blocks of basic existing parity preserving reversible gates. The building blocks of the code converter reversible circuit constructed on Toffoli gate based as well as elemental gate based such as CNOT, C-V, and C-V+ gates. In addition, qubit transition analysis of the quantum circuit in the regime of quantum computing has been presented. The heuristic approach has been developed in quantum circuit construction and the optimized quantum cost for the circuit of binary-to-BCD code converter. Logic functions validate the development of quantum circuit. Moving the testability aim are figured in the quantum logic circuit testing such as single missing gate and single missing control point fault.

A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...

VIT-AP University

More from VIT-AP University (20)