SlideShare a Scribd company logo
unit-v
sequentiaL logic circuit
PRESENTED BY
G.Vinothini M.sc.,M.phil.,
Department of Information Techonology,
Bon Secours College for Women,
Thanjavur.
A Sequential logic circuit consists of a
combinational circuit to which memory elements
have been added to form a feedback path.
FLIP FLOP
A flip-flop circuit can maintain a binary state in
definitely until directed by an input signal to
switch states.
RS FLIP-FLOP
One of the simplest storage device is the reset-set(RS)
flip-flop which can be constructed using to NAND
gates or two NOR gates.
CLOCKED RS FLIP-FLOP
The basic flip flop as we can seen is an asynchronous
sequential circuit.it can however , be redesigned to
respond to R and S inputs during the occurrence of a
clock pulse.
D FLIP-FLOP
The D Flip-flop allows the value of D to reach the output
only when a clock pulse occurs and prevents the value of
D to reach the output when there is no clock pulse.
JK FLIP-FLOP
The JK flip-flop is the improved version of the RS flip-
flop . The reason for the improvement being that the
indeterminate state of the RS flip-flop gets defined in
the JK type flip-flop.
T FLIP-FLOP
The T Flip-flop is a single-input version of the JK flip-
flop .The flip-flop is derived from the JK type when
both J and K inputs are tied together.
MASTER SLAVE FLIP-FLOP
A master slave flip-flop is constructed from separate
flip-flop . One circuit serves as a master and the other
as a slave , and the overall circuit is referred to as a
master-slave flip-flop.
clockdiagram
One important fact about digital computers is that they
are clocked . This means that there is some “master
clock” sending out signals which are carefully
regulated in time.
COUNTERS
A counter is a sequential circuit making a use of a
number of flip-flop which undergo a sequence of states
on the application of triggering pulse at its input.
!..ASYNCHORONOUS OR RIPPLE COUNTER
!...RING COUNTER
!...THE JOHNSON OR TWISTED RING COUNTER
STATE DIAGRAMS
A state diagram is formed from a directed graph , state
diagrams have nodes , which are the curved lines with
arrowheads at one end.
shift registers
This circuits accepts information from some input
source and then shifts this information along the chain
of flip-flop , moving it through one flip-flop each time
when a positive-going clock signal occurs.
sis0
Serial in Serial Out (SISO) Shift Register. ... Figure 1 shows a n-
bit synchronous SISO shift register sensitive to positive edge of
the clock pulse. Here the data word which is to be stored is fed
bit-by-bit at the input of the first flip-flop.
SIPO
The Shift Register. ... Serial-in to Parallel-out (SIPO) - the
register is loaded with serial data, one bit at a time, with
the stored data being available at the output in parallel
form.
pipo
Parallel In Parallel Out (PIPO) shift registers are the type
of storage devices in which both data loading as well as
data retrieval processes occur in parallel mode.
piso
In Parallel In Serial Out (PISO) shift registers, the data is loaded onto the
register in parallel format while it is retrieved from it serially. ... Thus the
bits of the input data word (Data in) appearing as inputs to the gates A2 are
passed on as the outputs of OR gates at each individual combinational
circuit.
THANK YOU…

More Related Content

What's hot

sequential circuits
  sequential circuits  sequential circuits
sequential circuits
sawsanalraisi
 
flip flop Presentation
flip flop  Presentationflip flop  Presentation
flip flop Presentation
maalik123
 
flip flop circuits and its applications
flip flop circuits and its applicationsflip flop circuits and its applications
flip flop circuits and its applications
Gaditek
 
Flip Flop
Flip FlopFlip Flop
Flip Flop
MutabarShah
 
Dee2034 chapter 6 register
Dee2034 chapter 6 registerDee2034 chapter 6 register
Dee2034 chapter 6 register
SITI SABARIAH SALIHIN
 
Flip Flop & RS Latch
Flip Flop & RS LatchFlip Flop & RS Latch
Flip Flop & RS Latch
university of education,Lahore
 
Flip flop
Flip flopFlip flop
Clock triggering, Flip Flop(RS and JK)
Clock triggering, Flip Flop(RS and JK)Clock triggering, Flip Flop(RS and JK)
Clock triggering, Flip Flop(RS and JK)
AmshalEjaz1
 
What are Flip Flops and Its types.
What are Flip Flops and Its types.What are Flip Flops and Its types.
What are Flip Flops and Its types.
Satya P. Joshi
 
14827 unit 4_clocked_flip_flops
14827 unit 4_clocked_flip_flops14827 unit 4_clocked_flip_flops
14827 unit 4_clocked_flip_flops
Sandeep Kumar
 
Presentation on Flip Flop
Presentation  on Flip FlopPresentation  on Flip Flop
Presentation on Flip Flop
Nahian Ahmed
 
Flip Flops
Flip FlopsFlip Flops
Flip-Flop || Digital Electronics
Flip-Flop || Digital ElectronicsFlip-Flop || Digital Electronics
Flip-Flop || Digital Electronics
Md Sadequl Islam
 
Jk flip flop
Jk flip flopJk flip flop
Jk flip flop
Priyank Soni
 
Flip Flop - Digital electronics
Flip Flop - Digital electronicsFlip Flop - Digital electronics
Flip Flop - Digital electronics
Md Sadequl Islam
 
Edge Trigged Flip Flops
Edge Trigged Flip FlopsEdge Trigged Flip Flops
Edge Trigged Flip Flops
Faizan Janjua
 
Flip flop
Flip flopFlip flop
Flip flop
Moni Adhikary
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
Satya P. Joshi
 

What's hot (20)

sequential circuits
  sequential circuits  sequential circuits
sequential circuits
 
Dld
DldDld
Dld
 
flip flop Presentation
flip flop  Presentationflip flop  Presentation
flip flop Presentation
 
flip flop circuits and its applications
flip flop circuits and its applicationsflip flop circuits and its applications
flip flop circuits and its applications
 
Flip Flop
Flip FlopFlip Flop
Flip Flop
 
Dee2034 chapter 6 register
Dee2034 chapter 6 registerDee2034 chapter 6 register
Dee2034 chapter 6 register
 
Flip Flop & RS Latch
Flip Flop & RS LatchFlip Flop & RS Latch
Flip Flop & RS Latch
 
Flip flop
Flip flopFlip flop
Flip flop
 
Clock triggering, Flip Flop(RS and JK)
Clock triggering, Flip Flop(RS and JK)Clock triggering, Flip Flop(RS and JK)
Clock triggering, Flip Flop(RS and JK)
 
What are Flip Flops and Its types.
What are Flip Flops and Its types.What are Flip Flops and Its types.
What are Flip Flops and Its types.
 
14827 unit 4_clocked_flip_flops
14827 unit 4_clocked_flip_flops14827 unit 4_clocked_flip_flops
14827 unit 4_clocked_flip_flops
 
Presentation on Flip Flop
Presentation  on Flip FlopPresentation  on Flip Flop
Presentation on Flip Flop
 
Flip Flops
Flip FlopsFlip Flops
Flip Flops
 
Flip-Flop || Digital Electronics
Flip-Flop || Digital ElectronicsFlip-Flop || Digital Electronics
Flip-Flop || Digital Electronics
 
Jk flip flop
Jk flip flopJk flip flop
Jk flip flop
 
Flip Flop - Digital electronics
Flip Flop - Digital electronicsFlip Flop - Digital electronics
Flip Flop - Digital electronics
 
JK FLIPFLOP WITH TOGGLE
JK FLIPFLOP WITH TOGGLEJK FLIPFLOP WITH TOGGLE
JK FLIPFLOP WITH TOGGLE
 
Edge Trigged Flip Flops
Edge Trigged Flip FlopsEdge Trigged Flip Flops
Edge Trigged Flip Flops
 
Flip flop
Flip flopFlip flop
Flip flop
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
 

Similar to Sequenential circuit-dcf

Digital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfDigital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdf
Kannan Kanagaraj
 
De EE unit-3.pptx
De EE unit-3.pptxDe EE unit-3.pptx
De EE unit-3.pptx
MukulThory1
 
Unit 4 sequential circuits
Unit 4  sequential circuitsUnit 4  sequential circuits
Unit 4 sequential circuits
AmrutaMehata
 
unit 5.pptx
unit 5.pptxunit 5.pptx
unit 5.pptx
ssuser022fec
 
DLD Chapter-5.pdf
DLD Chapter-5.pdfDLD Chapter-5.pdf
DLD Chapter-5.pdf
TamiratDejene1
 
Digital Fundamental Material for the student
Digital Fundamental Material for the studentDigital Fundamental Material for the student
Digital Fundamental Material for the student
jainyshah20
 
Presentation On Flip-Flop
Presentation On Flip-FlopPresentation On Flip-Flop
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
Er. Nawaraj Bhandari
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
UtsavDas21
 
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxSEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
ThanmayiKumar
 
Assignment#5
Assignment#5Assignment#5
Assignment#5
Sunita Milind Dol
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
Heman Pathak
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
Arti Parab Academics
 
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
MaryJacob24
 
Ds flip flop
Ds flip flopDs flip flop
Ds flip flop
Khairul Azhar
 
Digital design slides for engineering
Digital  design   slides for engineeringDigital  design   slides for engineering
Digital design slides for engineering
kasheen2803
 
B sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lcB sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lc
MahiboobAliMulla
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
Arti Parab Academics
 
Lecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential LogicLecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential LogicJames Evangelos
 

Similar to Sequenential circuit-dcf (20)

Digital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfDigital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdf
 
De EE unit-3.pptx
De EE unit-3.pptxDe EE unit-3.pptx
De EE unit-3.pptx
 
Unit 4 sequential circuits
Unit 4  sequential circuitsUnit 4  sequential circuits
Unit 4 sequential circuits
 
unit 5.pptx
unit 5.pptxunit 5.pptx
unit 5.pptx
 
DLD Chapter-5.pdf
DLD Chapter-5.pdfDLD Chapter-5.pdf
DLD Chapter-5.pdf
 
Digital Fundamental Material for the student
Digital Fundamental Material for the studentDigital Fundamental Material for the student
Digital Fundamental Material for the student
 
Presentation On Flip-Flop
Presentation On Flip-FlopPresentation On Flip-Flop
Presentation On Flip-Flop
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
 
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxSEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
 
Assignment#5
Assignment#5Assignment#5
Assignment#5
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
 
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
 
Ds flip flop
Ds flip flopDs flip flop
Ds flip flop
 
Digital design slides for engineering
Digital  design   slides for engineeringDigital  design   slides for engineering
Digital design slides for engineering
 
Lecture 1 6844
Lecture 1 6844Lecture 1 6844
Lecture 1 6844
 
B sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lcB sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lc
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
 
Lecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential LogicLecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential Logic
 

More from vinothinisureshbabu

SYNCHRONIZATION
SYNCHRONIZATIONSYNCHRONIZATION
SYNCHRONIZATION
vinothinisureshbabu
 
Adobe page maker
Adobe page makerAdobe page maker
Adobe page maker
vinothinisureshbabu
 
Operating systems
Operating systems Operating systems
Operating systems
vinothinisureshbabu
 
DCF-Combinational circuit
DCF-Combinational circuitDCF-Combinational circuit
DCF-Combinational circuit
vinothinisureshbabu
 
DCF- Logic gates and circuit
DCF- Logic gates and circuitDCF- Logic gates and circuit
DCF- Logic gates and circuit
vinothinisureshbabu
 
Digital computer fundamentals
Digital computer fundamentalsDigital computer fundamentals
Digital computer fundamentals
vinothinisureshbabu
 
Os - device management
Os - device managementOs - device management
Os - device management
vinothinisureshbabu
 
Introduction to ms access
Introduction to ms accessIntroduction to ms access
Introduction to ms access
vinothinisureshbabu
 
computer organization and architecture
computer organization and architecturecomputer organization and architecture
computer organization and architecture
vinothinisureshbabu
 
Programming in c
Programming in cProgramming in c
Programming in c
vinothinisureshbabu
 

More from vinothinisureshbabu (11)

SYNCHRONIZATION
SYNCHRONIZATIONSYNCHRONIZATION
SYNCHRONIZATION
 
Adobe page maker
Adobe page makerAdobe page maker
Adobe page maker
 
Operating systems
Operating systems Operating systems
Operating systems
 
DCF-Combinational circuit
DCF-Combinational circuitDCF-Combinational circuit
DCF-Combinational circuit
 
DCF - K map
DCF - K mapDCF - K map
DCF - K map
 
DCF- Logic gates and circuit
DCF- Logic gates and circuitDCF- Logic gates and circuit
DCF- Logic gates and circuit
 
Digital computer fundamentals
Digital computer fundamentalsDigital computer fundamentals
Digital computer fundamentals
 
Os - device management
Os - device managementOs - device management
Os - device management
 
Introduction to ms access
Introduction to ms accessIntroduction to ms access
Introduction to ms access
 
computer organization and architecture
computer organization and architecturecomputer organization and architecture
computer organization and architecture
 
Programming in c
Programming in cProgramming in c
Programming in c
 

Recently uploaded

FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
James Anderson
 
National Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practicesNational Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practices
Quotidiano Piemontese
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
SOFTTECHHUB
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
Alpen-Adria-Universität
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Matthew Sinclair
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
mikeeftimakis1
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
Uni Systems S.M.S.A.
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Paige Cruz
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Aggregage
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
Matthew Sinclair
 
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AIEnchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Vladimir Iglovikov, Ph.D.
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalizationFull-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
Zilliz
 
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Zilliz
 
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdfUni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems S.M.S.A.
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
名前 です男
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
Adtran
 
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
Neo4j
 

Recently uploaded (20)

FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
 
National Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practicesNational Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practices
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
 
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AIEnchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalizationFull-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
 
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...
 
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdfUni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdf
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
 
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
 

Sequenential circuit-dcf

  • 1. unit-v sequentiaL logic circuit PRESENTED BY G.Vinothini M.sc.,M.phil., Department of Information Techonology, Bon Secours College for Women, Thanjavur.
  • 2. A Sequential logic circuit consists of a combinational circuit to which memory elements have been added to form a feedback path.
  • 3. FLIP FLOP A flip-flop circuit can maintain a binary state in definitely until directed by an input signal to switch states.
  • 4. RS FLIP-FLOP One of the simplest storage device is the reset-set(RS) flip-flop which can be constructed using to NAND gates or two NOR gates.
  • 5. CLOCKED RS FLIP-FLOP The basic flip flop as we can seen is an asynchronous sequential circuit.it can however , be redesigned to respond to R and S inputs during the occurrence of a clock pulse.
  • 6. D FLIP-FLOP The D Flip-flop allows the value of D to reach the output only when a clock pulse occurs and prevents the value of D to reach the output when there is no clock pulse.
  • 7. JK FLIP-FLOP The JK flip-flop is the improved version of the RS flip- flop . The reason for the improvement being that the indeterminate state of the RS flip-flop gets defined in the JK type flip-flop.
  • 8. T FLIP-FLOP The T Flip-flop is a single-input version of the JK flip- flop .The flip-flop is derived from the JK type when both J and K inputs are tied together.
  • 9. MASTER SLAVE FLIP-FLOP A master slave flip-flop is constructed from separate flip-flop . One circuit serves as a master and the other as a slave , and the overall circuit is referred to as a master-slave flip-flop.
  • 10. clockdiagram One important fact about digital computers is that they are clocked . This means that there is some “master clock” sending out signals which are carefully regulated in time.
  • 11. COUNTERS A counter is a sequential circuit making a use of a number of flip-flop which undergo a sequence of states on the application of triggering pulse at its input. !..ASYNCHORONOUS OR RIPPLE COUNTER !...RING COUNTER !...THE JOHNSON OR TWISTED RING COUNTER
  • 12. STATE DIAGRAMS A state diagram is formed from a directed graph , state diagrams have nodes , which are the curved lines with arrowheads at one end.
  • 13. shift registers This circuits accepts information from some input source and then shifts this information along the chain of flip-flop , moving it through one flip-flop each time when a positive-going clock signal occurs.
  • 14. sis0 Serial in Serial Out (SISO) Shift Register. ... Figure 1 shows a n- bit synchronous SISO shift register sensitive to positive edge of the clock pulse. Here the data word which is to be stored is fed bit-by-bit at the input of the first flip-flop.
  • 15. SIPO The Shift Register. ... Serial-in to Parallel-out (SIPO) - the register is loaded with serial data, one bit at a time, with the stored data being available at the output in parallel form.
  • 16. pipo Parallel In Parallel Out (PIPO) shift registers are the type of storage devices in which both data loading as well as data retrieval processes occur in parallel mode.
  • 17. piso In Parallel In Serial Out (PISO) shift registers, the data is loaded onto the register in parallel format while it is retrieved from it serially. ... Thus the bits of the input data word (Data in) appearing as inputs to the gates A2 are passed on as the outputs of OR gates at each individual combinational circuit.