SlideShare a Scribd company logo

Latch & Flip-Flop Design.pptx

•Download as PPTX, PDF•
•
G
GargiKhanna2

The document discusses latches and flip-flops. It describes how latches are used to store data values and are building blocks for master-slave flip-flops. It then discusses different types of latches including D latches, pass transistor latches, and static D latches. Various flip-flop designs are presented including using a pair of back-to-back latches and adding features like enables, resets, and sets. Transmission gate and precharge techniques are explored for building flip-flops with lower power consumption.

Engineering
1 of 44
Latch & Flip-Flop By: Dr. Gargi Khanna Assoc. Prof. ECE Deptt. NIT Hamirpur
Latch • Latch Function – store a data value • non-volatile; will not lose value over time • –often incorporated in static memory • building block for a master-slave flip flop Static CMOS Digital Latch • most common structure • •cross-coupled inverters, in positive feedback arrangement • circuit forces itself to maintain data value • inverter a outputs a 1 causing inverter b to output a 0 • or, inverter a outputs a 0 causing inverter b to output a 1
D Latch • When CLK = 1, latch is transparent • – D flows through to Q like a buffer • When CLK = 0, the latch is opaque • – Q holds its old value independent of D • Transparent latch or level-sensitive latch
D-Latch
Dynamic D Latch Circuits
Sequential Logic Slide 6 Latch Design • Pass Transistor Latch • Pros + + • Cons • • • • • • D Q 
Sequential Logic Slide 7 Latch Design • Pass Transistor Latch • Pros + Tiny + Low clock load • Cons • Vt drop • nonrestoring • backdriving • output noise sensitivity • dynamic • diffusion input D Q  Used in 1970’s
Sequential Logic Slide 8 Latch Design • Transmission gate + - D Q  
Sequential Logic Slide 9 Latch Design • Transmission gate + No Vt drop - Requires inverted clock D Q  
Sequential Logic Slide 10 Latch Design • Inverting buffer + + + Fixes either • • • D   X Q D Q  
Sequential Logic Slide 11 Latch Design • Inverting buffer + Restoring + No backdriving + Fixes either • Output noise sensitivity • Or diffusion input • Inverted output D   X Q D Q  
Static D Latch Design
D Latch operation
Sequential Logic Slide 14 Latch Design • Tristate feedback + •     Q D X
Static D Latch
Sequential Logic Slide 16 Latch Design • Tristate feedback + Static • Backdriving risk • Static latches are now essential     Q D X
Sequential Logic Slide 17 Latch Design • Buffered input + +   Q D X  
Sequential Logic Slide 18 Latch Design • Buffered input + Fixes diffusion input + Noninverting   Q D X  
Sequential Logic Slide 19 Latch Design • Buffered output +   Q D X  
Sequential Logic Slide 20 Latch Design • Buffered output + No backdriving • Widely used in standard cells + Very robust (most important) - Rather large - Rather slow (1.5 – 2 FO4 delays) - High clock loading   Q D X  
Sequential Logic Slide 21 Latch Design • Datapath latch + -     Q D X
Sequential Logic Slide 22 Latch Design • Datapath latch + Smaller, faster - unbuffered input     Q D X
Sequential Logic Slide 24 Flip-Flop Design • Flip-flop is built as pair of back-to-back latches D Q     X D     X Q Q    
D Flip Flop Master-Slave Concept – cascade 2 latches clocked on opposite clock phases • φ = 1, φ = 0: D passes to master, slave holds previous value • φ = 0, φ = 1 : D is blocked from master, master holds value and passes value to slave Triggering – Output only changes on clock edge; output is held when clock is at a level value (0 or 1) – Positive Edge • output changes only on rising edge of clock – Negative Edge • output changes only on falling edge of clock
D Flip Flop • Transmission Gate as switch
D F/F Operation
Sequential Logic Slide 28 Enable • Enable: ignore clock when en = 0 • Mux: increase latch D-Q delay • Clock Gating: increase en setup time, skew D Q Latch D Q en en   Latch D Q  0 1 en Latch D Q  en D Q  0 1 en D Q  en Flop Flop Flop Symbol Multiplexer Design Clock Gating Design
Sequential Logic Slide 29 Reset • Force output low when reset asserted • Synchronous vs. asynchronous D     Q Q     reset D       Q   D reset   Q   D reset reset   reset Synchronous Reset Asynchronous Reset Symbol Flop D Q Latch D Q reset reset     Q reset
Sequential Logic Slide 30 Set / Reset • Set forces output high when enabled • Flip-flop with asynchronous set and reset D       Q   reset set reset set
D Flip Flop with Set/Clear
Transmission Gate D F/F
The inputs of the RS latch are precharged and selectively discharged at the rising edge of the clock signal. The RS latch retains the data output during the precharge period when CLK is low. The transistor M 5 provides a current path to ground if the input switches after the rising edge of the clock. This prevents the sources of M 2 and M 4 to become floating, which can cause the inputs of the RS latch to have an intermediate voltage level.
Complementary Clock CMOS C2CMOS F/F
Precharge True Single Phase Clock F/F
Non Precharge TSPC F/F
Precharge Cascode Voltage Switch Logic F/F
Self-gating Flip-flop
Power dissipation of self-gating flip-flop and regular flip-flop.
Double edge triggered flip-flop.
Power consumption of SETFF and DETFF
Latch & Flip-Flop Design.pptx

Recommended

VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
tamil arasan
 
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Revathi Subramaniam
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
Rajendra Kumar
 
Interconnect timing model
Interconnect timing modelInterconnect timing model
Interconnect timing model
Prachi Pandey
 
Divide by N clock
Divide by N clockDivide by N clock
Divide by N clock
Mantra VLSI
 
CMOS Logic Circuits
CMOS Logic CircuitsCMOS Logic Circuits
CMOS Logic Circuits
Marmik Kothari
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
Principal,Guru Nanak Institute of Technology, Nagpur
 
FPGA
FPGAFPGA
FPGA
subin mathew
 

Recommended

VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
tamil arasan
 
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Revathi Subramaniam
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
Rajendra Kumar
 
Interconnect timing model
Interconnect timing modelInterconnect timing model
Interconnect timing model
Prachi Pandey
 
Divide by N clock
Divide by N clockDivide by N clock
Divide by N clock
Mantra VLSI
 
CMOS Logic Circuits
CMOS Logic CircuitsCMOS Logic Circuits
CMOS Logic Circuits
Marmik Kothari
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
Principal,Guru Nanak Institute of Technology, Nagpur
 
FPGA
FPGAFPGA
FPGA
subin mathew
 
Pll ppt
Pll pptPll ppt
Pll ppt
parassini
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flowAnish Gupta
 
Unit v. HDL Synthesis Process
Unit v. HDL Synthesis ProcessUnit v. HDL Synthesis Process
Unit v. HDL Synthesis Process
Principal,Guru Nanak Institute of Technology, Nagpur
 
CMOS Logic
CMOS LogicCMOS Logic
CMOS Logic
Sudhanshu Janwadkar
 
Vhdl
VhdlVhdl
VhdlSHRUTI MURGAI
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
Praveen Kumar
 
Clock Gating
Clock GatingClock Gating
Clock Gating
Mahesh Dananjaya
 
Latch & Flip-Flop.pptx
Latch & Flip-Flop.pptxLatch & Flip-Flop.pptx
Latch & Flip-Flop.pptx
GargiKhanna1
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
Gaditek
 
Combinational Logic
Combinational LogicCombinational Logic
Combinational Logic
Sirat Mahmood
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor LogicDiwaker Pant
 
Multipliers in VLSI
Multipliers in VLSIMultipliers in VLSI
Multipliers in VLSI
Kiranmai Sony
 
Intellectual property in vlsi
Intellectual property in vlsiIntellectual property in vlsi
Intellectual property in vlsi
Saransh Choudhary
 
FPGA
FPGAFPGA
FPGA
Abhilash Nair
 
Special technique in Low Power VLSI design
Special technique in Low Power VLSI designSpecial technique in Low Power VLSI design
Special technique in Low Power VLSI design
shrutishreya14
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
Srinivas Naidu
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
Naveen Kumar
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clock
Nallapati Anindra
 
Fsm sequence detector
Fsm sequence detector Fsm sequence detector
Fsm sequence detector
lpvasam
 
Clock divider by 3
Clock divider by 3Clock divider by 3
Clock divider by 3
Ashok Reddy
 
Computer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docxComputer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docx
ladonnacamplin
 
FlipFlopsLatches off different inputs a and b
FlipFlopsLatches off different inputs a and bFlipFlopsLatches off different inputs a and b
FlipFlopsLatches off different inputs a and b
Meenakshi Munjal
 

More Related Content

What's hot

Pll ppt
Pll pptPll ppt
Pll ppt
parassini
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flowAnish Gupta
 
Unit v. HDL Synthesis Process
Unit v. HDL Synthesis ProcessUnit v. HDL Synthesis Process
Unit v. HDL Synthesis Process
Principal,Guru Nanak Institute of Technology, Nagpur
 
CMOS Logic
CMOS LogicCMOS Logic
CMOS Logic
Sudhanshu Janwadkar
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
Praveen Kumar
 
Clock Gating
Clock GatingClock Gating
Clock Gating
Mahesh Dananjaya
 
Latch & Flip-Flop.pptx
Latch & Flip-Flop.pptxLatch & Flip-Flop.pptx
Latch & Flip-Flop.pptx
GargiKhanna1
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
Gaditek
 
Combinational Logic
Combinational LogicCombinational Logic
Combinational Logic
Sirat Mahmood
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor LogicDiwaker Pant
 
Multipliers in VLSI
Multipliers in VLSIMultipliers in VLSI
Multipliers in VLSI
Kiranmai Sony
 
Intellectual property in vlsi
Intellectual property in vlsiIntellectual property in vlsi
Intellectual property in vlsi
Saransh Choudhary
 
FPGA
FPGAFPGA
FPGA
Abhilash Nair
 
Special technique in Low Power VLSI design
Special technique in Low Power VLSI designSpecial technique in Low Power VLSI design
Special technique in Low Power VLSI design
shrutishreya14
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
Srinivas Naidu
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
Naveen Kumar
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clock
Nallapati Anindra
 
Fsm sequence detector
Fsm sequence detector Fsm sequence detector
Fsm sequence detector
lpvasam
 
Clock divider by 3
Clock divider by 3Clock divider by 3
Clock divider by 3
Ashok Reddy
 

What's hot (20)

Pll ppt
Pll pptPll ppt
Pll ppt
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flow
 
Unit v. HDL Synthesis Process
Unit v. HDL Synthesis ProcessUnit v. HDL Synthesis Process
Unit v. HDL Synthesis Process
 
CMOS Logic
CMOS LogicCMOS Logic
CMOS Logic
 
Vhdl
VhdlVhdl
Vhdl
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
 
Clock Gating
Clock GatingClock Gating
Clock Gating
 
Latch & Flip-Flop.pptx
Latch & Flip-Flop.pptxLatch & Flip-Flop.pptx
Latch & Flip-Flop.pptx
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
 
Combinational Logic
Combinational LogicCombinational Logic
Combinational Logic
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Multipliers in VLSI
Multipliers in VLSIMultipliers in VLSI
Multipliers in VLSI
 
Intellectual property in vlsi
Intellectual property in vlsiIntellectual property in vlsi
Intellectual property in vlsi
 
FPGA
FPGAFPGA
FPGA
 
Special technique in Low Power VLSI design
Special technique in Low Power VLSI designSpecial technique in Low Power VLSI design
Special technique in Low Power VLSI design
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clock
 
Fsm sequence detector
Fsm sequence detector Fsm sequence detector
Fsm sequence detector
 
Clock divider by 3
Clock divider by 3Clock divider by 3
Clock divider by 3
 

Similar to Latch & Flip-Flop Design.pptx

Computer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docxComputer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docx
ladonnacamplin
 
FlipFlopsLatches off different inputs a and b
FlipFlopsLatches off different inputs a and bFlipFlopsLatches off different inputs a and b
FlipFlopsLatches off different inputs a and b
Meenakshi Munjal
 
FlipFlopsLatches1.ppt
FlipFlopsLatches1.pptFlipFlopsLatches1.ppt
FlipFlopsLatches1.ppt
manasSinghal11
 
FlipFlopsLatches1.ppt
FlipFlopsLatches1.pptFlipFlopsLatches1.ppt
FlipFlopsLatches1.ppt
diganta das
 
FlipFlopsLatches1.ppt
FlipFlopsLatches1.pptFlipFlopsLatches1.ppt
FlipFlopsLatches1.ppt
diganta das
 
FlipFlopsLatches1 (3).ppt
FlipFlopsLatches1 (3).pptFlipFlopsLatches1 (3).ppt
FlipFlopsLatches1 (3).ppt
SalmanHameed26
 
Ff 2
Ff 2Ff 2
Ff 2
Amit Singh
 
Cse(b) g1 flipflop
Cse(b) g1 flipflopCse(b) g1 flipflop
Cse(b) g1 flipflop
KaranAgarwal71
 
D flip flop in Digital electronics
D flip flop in Digital electronicsD flip flop in Digital electronics
D flip flop in Digital electronics
Easy n Inspire L
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
UtsavDas21
 
Flip flops
Flip flopsFlip flops
Flip flops
rameshthombre1
 
Sequntial logic design
Sequntial logic designSequntial logic design
Sequntial logic design
Pavan Mukku
 
latchesandflipflops.ppt
latchesandflipflops.pptlatchesandflipflops.ppt
latchesandflipflops.ppt
MuhammadSheraz836877
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
sheheryar ahmed
 
Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...
Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...
Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...
Hsien-Hsin Sean Lee, Ph.D.
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
Yong Heui Cho
 
latchesflip-flop DLD
latchesflip-flop DLDlatchesflip-flop DLD
latchesflip-flop DLD
MuhammadSheraz836877
 
Latches & flip flop
Latches & flip flopLatches & flip flop
Latches & flip flop
Nousheen Arshad
 
Lecture22
Lecture22Lecture22
Lecture22
Dharmesh Goyal
 

Similar to Latch & Flip-Flop Design.pptx (20)

Computer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docxComputer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docx
 
FlipFlopsLatches off different inputs a and b
FlipFlopsLatches off different inputs a and bFlipFlopsLatches off different inputs a and b
FlipFlopsLatches off different inputs a and b
 
FlipFlopsLatches1.ppt
FlipFlopsLatches1.pptFlipFlopsLatches1.ppt
FlipFlopsLatches1.ppt
 
FlipFlopsLatches1.ppt
FlipFlopsLatches1.pptFlipFlopsLatches1.ppt
FlipFlopsLatches1.ppt
 
FlipFlopsLatches1.ppt
FlipFlopsLatches1.pptFlipFlopsLatches1.ppt
FlipFlopsLatches1.ppt
 
FlipFlopsLatches1 (3).ppt
FlipFlopsLatches1 (3).pptFlipFlopsLatches1 (3).ppt
FlipFlopsLatches1 (3).ppt
 
Ff 2
Ff 2Ff 2
Ff 2
 
Flip flop
Flip flopFlip flop
Flip flop
 
Cse(b) g1 flipflop
Cse(b) g1 flipflopCse(b) g1 flipflop
Cse(b) g1 flipflop
 
D flip flop in Digital electronics
D flip flop in Digital electronicsD flip flop in Digital electronics
D flip flop in Digital electronics
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
 
Flip flops
Flip flopsFlip flops
Flip flops
 
Sequntial logic design
Sequntial logic designSequntial logic design
Sequntial logic design
 
latchesandflipflops.ppt
latchesandflipflops.pptlatchesandflipflops.ppt
latchesandflipflops.ppt
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...
Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...
Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
 
latchesflip-flop DLD
latchesflip-flop DLDlatchesflip-flop DLD
latchesflip-flop DLD
 
Latches & flip flop
Latches & flip flopLatches & flip flop
Latches & flip flop
 
Lecture22
Lecture22Lecture22
Lecture22
 

Recently uploaded

Vaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdfVaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdf
Kamal Acharya
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
Jayaprasanna4
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
ssuser9bd3ba
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
PrashantGoswami42
 
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfCOLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
Kamal Acharya
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
MdTanvirMahtab2
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
Pipe Restoration Solutions
 
addressing modes in computer architecture
addressing modes in computer architectureaddressing modes in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
ASME IX(9) 2007 Full Version .pdf
ASME IX(9) 2007 Full Version .pdfASME IX(9) 2007 Full Version .pdf
ASME IX(9) 2007 Full Version .pdf
AhmedHussein950959
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
Kamal Acharya
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
Jayaprasanna4
 

Recently uploaded (20)

Vaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdfVaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdf
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
 
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfCOLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
 
addressing modes in computer architecture
addressing modes in computer architectureaddressing modes in computer architecture
addressing modes in computer architecture
 
ASME IX(9) 2007 Full Version .pdf
ASME IX(9) 2007 Full Version .pdfASME IX(9) 2007 Full Version .pdf
ASME IX(9) 2007 Full Version .pdf
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
 

Latch & Flip-Flop Design.pptx

Editor's Notes

  1. This circuit was reportedly used in a RISC microprocessor [4.14]. The flip-flop contains a simple differential feedback circuit that drives an RS latch. The transistors M I' M 2' M 3' M 4 form a pair of cross coupled feedback inverters. The inputs of the RS latch are precharged and selectively discharged at the rising edge of the clock signal. The RS latch retains the data output during the precharge period when CLK is low. The transistor M 5 provides a current path to ground if the input switches after the rising edge of the clock. This prevents the sources of M 2 and M 4 to become floating, which can cause the inputs of the RS latch to have an intermediate voltage level. Although only three transistors are connected to the single phase clock signal, one of the nodes at the inputs of the RS latch is always charged and discharged during evaluation. Note that the full CMOS implementation does not consume static current when the clock is stopped.