IJERD (www.ijerd.com) International Journal of Engineering Research and Development IJERD : hard copy of journal, Call for Papers 2012, publishing of journal, journal of science and technology, research paper publishing, where to publish research paper,
This document discusses cascaded H-bridge multilevel inverters and their symmetrical and asymmetrical configurations. It begins by introducing two-level and multilevel inverters, noting that multilevel inverters are better suited for high power and voltage applications as they reduce harmonics. There are three main multilevel inverter topologies: neutral-point-clamped, flying capacitors, and cascaded H-bridges. The cascaded H-bridge topology connects H-bridge cells in series to generate stepped voltage waveforms. Symmetrical configurations use equal DC voltages for each cell, while asymmetrical configurations use unequal voltages, allowing more voltage levels with the same number of cells. The document presents simulations of
Realization of Current-mode Quadrature Oscillator Based on Third Order TechniqueIDES Editor
The document presents a current-mode quadrature oscillator circuit based on third order technique. The proposed circuit uses a current controlled current conveyor transconductance amplifier (CCCCTA) and operational transconductance amplifier (OTA) as active elements. It provides quadrature output currents from high impedance terminals. The oscillation condition and oscillation frequency can be electronically controlled independently via input bias currents. Simulation results show the circuit operates as expected with a power consumption of approximately 5.12mW.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
Electrical current, voltage, resistance, capacitance, and inductance are a few of the basic elements of electronics and radio. Apart from current, voltage, resistance, capacitance, and inductance, there are many other interesting elements to electronic technology. ... Use Electronics Notes to learn electronics online.
This paper proposes a new method for modeling gate delay called the segmented timing arc gate delay modeling method. The method segments propagation delay into multiple timing arcs connected by timing anchors at the input threshold voltage. Each timing arc represents a distinct characteristic and is modeled based on the driving force for that arc. This allows for more precise voltage-based delay calculation while maintaining interface with wiring parasitics. The gate is no longer treated as a black box. The method is intended to improve delay calculation accuracy for timing analysis and power/performance optimization goals.
Design and Simulation of PI Control for Positive Output Triple Lift Luo Conve...IJMER
The document describes the design and simulation of a PI controller for a positive output triple lift Luo converter (POTLLC). The POTLLC performs voltage conversion from a positive source to a positive load. A PI controller is designed using Zeigler-Nichols tuning to regulate the converter output voltage. Simulation results in Matlab/Simulink show that the PI controller provides fast transient response, and maintains stable output during input voltage and load changes. The PI controlled POTLLC is suitable for applications requiring high voltage conversion like power supplies and motor drives.
New Two Simple Sinusoidal Generators with Four 45 Phase Shifted Voltage Outp...IJECEIAES
This document summarizes a research paper that proposes two new sinusoidal oscillator circuits using a single fully differential current conveyor (FDCCII), two grounded capacitors, and two grounded resistors. The circuits can generate four sinusoidal voltage outputs with each having a 45-degree phase difference, providing two sets of quadrature outputs. Non-ideal analysis and PSPICE simulations using a 0.18 μm CMOS technology verify the theoretical analysis. The simulations demonstrate voltage outputs with 45-degree phase shifts and total harmonic distortions between 1.44-4.53%, matching the theoretical predictions.
Development of Switch Mode Dc Converter Using MATLAB/ dSPACEIDES Editor
In this paper with the help of Matlab/Simulink and
dSPACE, the Switch-Mode DC Converter is built in real-time
to control the output voltage of the controller using PWM
algorithm. First, the Simulink model of Switch-Mode DC
Converter (i.e. Single-Pole and Two-Pole Converter Model)
is built and, after verifying the results, it is implemented in
real-time. Next, a DC motor is connected to the output
terminals (i.e. Phase A1 and Phase B1) of the Power Electronics
Board such that a variable voltage is applied to the terminals
of DC motor. Now, by changing the magnitude of the applied
voltage, the speed of the motor is varied. This is also referred
to as an open-loop voltage control of DC motor. The purpose
of the real-time implementation is obtaining variable voltage
at the output of the power converter, while controlling its
amplitude with a dSPACE DS1104-based user interface.
This document discusses cascaded H-bridge multilevel inverters and their symmetrical and asymmetrical configurations. It begins by introducing two-level and multilevel inverters, noting that multilevel inverters are better suited for high power and voltage applications as they reduce harmonics. There are three main multilevel inverter topologies: neutral-point-clamped, flying capacitors, and cascaded H-bridges. The cascaded H-bridge topology connects H-bridge cells in series to generate stepped voltage waveforms. Symmetrical configurations use equal DC voltages for each cell, while asymmetrical configurations use unequal voltages, allowing more voltage levels with the same number of cells. The document presents simulations of
Realization of Current-mode Quadrature Oscillator Based on Third Order TechniqueIDES Editor
The document presents a current-mode quadrature oscillator circuit based on third order technique. The proposed circuit uses a current controlled current conveyor transconductance amplifier (CCCCTA) and operational transconductance amplifier (OTA) as active elements. It provides quadrature output currents from high impedance terminals. The oscillation condition and oscillation frequency can be electronically controlled independently via input bias currents. Simulation results show the circuit operates as expected with a power consumption of approximately 5.12mW.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
Electrical current, voltage, resistance, capacitance, and inductance are a few of the basic elements of electronics and radio. Apart from current, voltage, resistance, capacitance, and inductance, there are many other interesting elements to electronic technology. ... Use Electronics Notes to learn electronics online.
This paper proposes a new method for modeling gate delay called the segmented timing arc gate delay modeling method. The method segments propagation delay into multiple timing arcs connected by timing anchors at the input threshold voltage. Each timing arc represents a distinct characteristic and is modeled based on the driving force for that arc. This allows for more precise voltage-based delay calculation while maintaining interface with wiring parasitics. The gate is no longer treated as a black box. The method is intended to improve delay calculation accuracy for timing analysis and power/performance optimization goals.
Design and Simulation of PI Control for Positive Output Triple Lift Luo Conve...IJMER
The document describes the design and simulation of a PI controller for a positive output triple lift Luo converter (POTLLC). The POTLLC performs voltage conversion from a positive source to a positive load. A PI controller is designed using Zeigler-Nichols tuning to regulate the converter output voltage. Simulation results in Matlab/Simulink show that the PI controller provides fast transient response, and maintains stable output during input voltage and load changes. The PI controlled POTLLC is suitable for applications requiring high voltage conversion like power supplies and motor drives.
New Two Simple Sinusoidal Generators with Four 45 Phase Shifted Voltage Outp...IJECEIAES
This document summarizes a research paper that proposes two new sinusoidal oscillator circuits using a single fully differential current conveyor (FDCCII), two grounded capacitors, and two grounded resistors. The circuits can generate four sinusoidal voltage outputs with each having a 45-degree phase difference, providing two sets of quadrature outputs. Non-ideal analysis and PSPICE simulations using a 0.18 μm CMOS technology verify the theoretical analysis. The simulations demonstrate voltage outputs with 45-degree phase shifts and total harmonic distortions between 1.44-4.53%, matching the theoretical predictions.
Development of Switch Mode Dc Converter Using MATLAB/ dSPACEIDES Editor
In this paper with the help of Matlab/Simulink and
dSPACE, the Switch-Mode DC Converter is built in real-time
to control the output voltage of the controller using PWM
algorithm. First, the Simulink model of Switch-Mode DC
Converter (i.e. Single-Pole and Two-Pole Converter Model)
is built and, after verifying the results, it is implemented in
real-time. Next, a DC motor is connected to the output
terminals (i.e. Phase A1 and Phase B1) of the Power Electronics
Board such that a variable voltage is applied to the terminals
of DC motor. Now, by changing the magnitude of the applied
voltage, the speed of the motor is varied. This is also referred
to as an open-loop voltage control of DC motor. The purpose
of the real-time implementation is obtaining variable voltage
at the output of the power converter, while controlling its
amplitude with a dSPACE DS1104-based user interface.
The document discusses power system protection. It defines the objectives of power system protection as detecting and isolating faults instantaneously while minimizing the number of circuits isolated and restoring the system quickly. It also discusses criteria for proper protection systems, including reliability, selectivity, speed of operation, and discrimination. Detection methods like current transformers and potential transformers are explained. Common protection relays like electromagnetic attraction, balance beam, and electromagnetic induction types are also summarized.
Topology and Control of Current-Fed Quasi Z-Source InverterIJERA Editor
This document summarizes a research paper on the topology and control of current-fed quasi Z-source inverters. The key points are:
1) A current-fed quasi Z-source inverter (CF-QZSI) is presented as an improvement over traditional Z-source inverters, with benefits like lower component ratings, reduced component count, and simpler control.
2) The CF-QZSI can operate in both buck and boost modes to vary the output voltage through different switching states, improving reliability compared to traditional inverters.
3) Simulation results are presented to verify the buck-boost capability of the CF-QZSI and validate its performance with different inductance
This document provides an overview of advanced power system protection topics including differential protection, busbar protection, linear couplers, and pilot wire protection.
It discusses the principles and applications of differential protection including Merz-Price and balanced voltage schemes. It also covers special considerations for differential protection such as phase shift, tap changing transformers, and inrush current.
The document then summarizes busbar protection and how it uses a pure earth fault system to measure fault current flowing from the switchgear to earth. Finally, it examines linear couplers and how they are used in differential protection systems as well as the performance of pilot wire protection schemes that can employ either balanced voltage or circulating current principles.
Current Differencing Transconductance AmplifierHoopeer Hoopeer
The document discusses the current differencing transconductance amplifier (CDTA), including:
1. CDTA is a new building block introduced in 2003 that has two current inputs and two current outputs, and can be represented by two current conveyors and an OTA.
2. The principle of operation of a CDTA is that the difference between its two input currents flows out of its Z-terminal, and its internal OTA creates two output currents from the X-terminals that are proportional to the voltage at the Z-terminal.
3. A CDTA can be realized using four AD844 operational transresistance amplifiers, with the transconductance determined by an external resistor.
Dual output DC-DC quasi impedance source converterIJECEIAES
A double output port DC-DC quasi impedance source converter (q-ZSC) is proposed. Each of the outputs has a different voltage gain. One of the outputs is capable of bidirectional (four-quadrant) operation by only varying the duty ratio. The second output has the gain of traditional two-switch buck-boost converter. Operation of the converter was verified by simulating its responses for different input voltages and duty ratios using MATLAB SIMULINK software. Its average steady-state output current and voltage values were determined and used to determine the ripples that existed. These ripples are less than 5% of the average steady-state values for all the input voltage and duty ratio ranges considered.
Low Voltage Temperature Sensor Front End Project ReportSatyabh Mishra
This document presents a low voltage, low power CMOS temperature sensor circuit. It uses subthreshold MOSFETs and compensates a PTAT (proportional to absolute temperature) current source with the gate-source voltage of a subthreshold MOSFET. The circuit was designed using a standard 0.5-μm CMOS process and exhibits an average output voltage of 106mV with a temperature coefficient of 511ppm/°C over a range of 0-120°C. Simulation results show the output voltage varies by 79mV over a supply voltage range of 1.2-2V and 4mV peak-to-peak for temperature variations from 0-120°C. The circuit achieves a temperature sensitivity of
Industrial Electronics 80 Marks Sample Test Paperprathik
This sample question paper is for the subject of Industrial Electronics in the fifth semester of an Electronics and Telecommunication course. The paper has 6 questions divided into multiple parts. It covers topics such as semiconductor device symbols, characteristics of UJT and SCR, rectifier circuits including half wave, full wave and bridge configurations, triggering circuits, commutation methods, and applications of devices like SCR, TRIAC, IGBT in control and power electronics. Students are required to attempt several parts from each question covering diagrams, explanations and derivations with a maximum time given of 3 hours.
This document discusses three types of multivibrator circuits:
1. Astable multivibrators continually switch between two quasi-stable states without any external input. They are used as oscillators to produce a square wave output.
2. Monostable multivibrators have one stable state but can be triggered externally to another temporary state, producing a single output pulse before returning to the stable state.
3. Bistable multivibrators have two stable states and can be switched between them by external trigger pulses, functioning like a flip-flop.
Industrial electronics 1 marks- polytechnicSukesh R
The document discusses power electronic devices such as SCR, IGBT, MOSFET and GTO. It provides definitions of key terms related to these devices such as triggering, gate triggering, latching current, and applications. Specific topics covered include:
1. SCR, IGBT, MOSFET and GTO are power semiconductor switching devices. SCR can be triggered through its gate or by increasing voltage.
2. Inverters, choppers, and UPS systems are discussed as applications that use these devices to convert power efficiently.
3. Forced and natural commutation methods are described for turning devices off in different circuit configurations.
Imply Logic Implementation of Carry Save Adder Using MemristorsIJERA Editor
Memristor is a two terminal fundamental passive element that provides arelation between electric charge„q‟ and
magnetic flux „Φ‟. It is a type of resistor with some memory property. Implication logic can be easily developed
using memristors. Implication logic can be implemented with less number of memristors in comparison with
silicon transistors. It has been proved that any Boolean expressions can be implemented with this logic
[3]and[4]. Carry save adder (CSA) circuits is built up with IMPLY logic with the basic gates obtained with
memristors and their working are briefly explained. The total number of memristors required iscompared with
the number of transistors required in constructing the same circuit with CMOS logic.
The document discusses Field Effect Transistors (FETs). It begins by defining some key characteristics of FETs, including that they are unipolar devices controlled by voltage and have very high input impedance. It then describes different types of FETs, including JFETs, MOSFETs, and discusses their characteristics such as transfer curves. The document provides examples of biasing circuits used for FETs and analyzing FET amplifiers at mid-frequency.
The document describes testing a synchronous buck converter circuit. Key components include a TPS5618 synchronous buck controller from Texas Instruments, MOSFETs, an inductor, and capacitors. Test results shown include switching waveforms for the high and low side MOSFETs, gate drive signals, input/output voltages, and inductor current and voltage.
This document discusses different types of multivibrators and unijunction transistors (UJTs). It describes astable, monostable, and bistable multivibrators. Astable multivibrators continuously switch between two states to produce a square wave without any input trigger. Monostable multivibrators have one stable state and switch to a transient state upon a trigger, then return to the stable state after a set time. Bistable multivibrators have two stable states and switch between them with an external trigger. The document also discusses UJTs, including their structure, characteristics, and use in relaxation oscillator circuits such as a light flasher.
The document describes a novel cascaded multilevel inverter design using sub multilevel inverters. A sub multilevel inverter topology is first presented that uses n DC voltage sources and a combination of unidirectional and bidirectional switches to generate positive voltage levels. Multiple sub inverters are then connected in series to form the proposed novel cascaded multilevel inverter. Equations are provided to calculate the number of switches, drivers, IGBTs, sources, and standing voltages for the sub inverters based on the value of n. The cascaded inverter design is analyzed for both symmetric and asymmetric configurations and is intended to reduce components compared to other multilevel inverter designs.
Third Harmonic Injection Control Method for L-Z-Source Inverter Fed Motor DriveIJERD Editor
This document discusses a proposed inductor type Z-source inverter with third harmonic injection control method. The proposed inverter eliminates capacitors from the traditional Z-source inverter circuit to avoid large inrush currents. It contains two inductors and three diodes instead. Third harmonic injection control is also proposed to further reduce total harmonic distortion and losses compared to traditional Z-source inverters. Simulation results show the proposed inverter produces three-phase output voltages of 700V and currents of 10A from an input of 230V DC. Harmonic analysis confirms the third harmonic injection control reduces harmonic levels as the number of cycles increases.
This document discusses modeling frequency mixers as pseudo two-port devices to aid in their analysis and design. It begins with an introduction to mixers and their use in downconverters. It then presents five theories: (1) an ideal commutator model, (2) a model using Schottky diodes, (3) modeling mixers as two-port devices, (4) modeling them as linear devices, and (5) characterizing them with S-parameters. The document explores the nonlinear behavior of mixers, deriving equations to show the generation of sum and difference frequencies. It also discusses spurious products and techniques for predicting interference-free frequency ranges.
Network analysis-mcq-for-apgenco-aptranco-preparationVenugopala Rao P
This document contains multiple choice questions and answers about electrical engineering concepts. It begins with 50 questions about topics like Thevenin's theorem, decibel calculations, filters, transmission lines, and more. Each question is followed by an explanation of the correct answer. The questions cover fundamental concepts and calculations in electrical engineering.
Hybrid model for Transistor, small signal AnalysisAbhishek Choksi
The document discusses transistor hybrid parameters (h-parameters) and their use in analyzing transistor circuits. It defines the four h-parameters - h11, h12, h21, h22 - for a two-port network. It describes how h-parameters are defined for common emitter, base, and collector configurations. The hybrid model allows representing a transistor as a dependent current source and voltage-controlled dependent voltage/current sources. The parameters help analyze small signal amplifiers by obtaining their current gain, input resistance, voltage gain, and output resistance.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
This document discusses different biasing configurations for field-effect transistors (FETs) including fixed bias, self bias, and voltage divider bias. It provides the key relationships for analyzing each configuration graphically or mathematically. Fixed bias uses two supplies with the gate-source voltage (VGS) fixed. Self bias uses a single supply with VGS determined by the drain current and source resistor. Voltage divider bias also uses a single supply but VGS is defined by the voltage divider and drain current. The document also covers a common-gate configuration and derives the small signal model for a JFET.
The document provides information on various thyristor devices used for power control including the Silicon Controlled Rectifier (SCR), Triode AC Switch (TRIAC), Diode AC Switch (DIAC), and Insulated-Gate Bipolar Transistor (IGBT). It discusses the construction, operation, characteristics and applications of SCRs, TRIACs, and DIACs. The SCR is described as the most important thyristor device used in applications requiring efficient power control like switch mode power supplies. TRIACs can conduct current in both directions making them suitable for controlling AC power while DIACs consist of two diodes connected to form a bidirectional switching device.
The document provides information on various thyristor family devices including the silicon-controlled rectifier (SCR), light-activated silicon controlled rectifier (LASCR), semiconductor-controlled switch (SCS), gate turn-off thyristor (GTO), diode AC switch (DIAC), bidirectional triode thyristors (TRIAC), unijunction transistor (UJT), programmable unijunction transistor (PUT), silicon unilateral switch (SUS), and silicon bilateral switch (SBS). It describes the construction, operation, characteristics and applications of each device in 1-3 sentences per device.
The document discusses power system protection. It defines the objectives of power system protection as detecting and isolating faults instantaneously while minimizing the number of circuits isolated and restoring the system quickly. It also discusses criteria for proper protection systems, including reliability, selectivity, speed of operation, and discrimination. Detection methods like current transformers and potential transformers are explained. Common protection relays like electromagnetic attraction, balance beam, and electromagnetic induction types are also summarized.
Topology and Control of Current-Fed Quasi Z-Source InverterIJERA Editor
This document summarizes a research paper on the topology and control of current-fed quasi Z-source inverters. The key points are:
1) A current-fed quasi Z-source inverter (CF-QZSI) is presented as an improvement over traditional Z-source inverters, with benefits like lower component ratings, reduced component count, and simpler control.
2) The CF-QZSI can operate in both buck and boost modes to vary the output voltage through different switching states, improving reliability compared to traditional inverters.
3) Simulation results are presented to verify the buck-boost capability of the CF-QZSI and validate its performance with different inductance
This document provides an overview of advanced power system protection topics including differential protection, busbar protection, linear couplers, and pilot wire protection.
It discusses the principles and applications of differential protection including Merz-Price and balanced voltage schemes. It also covers special considerations for differential protection such as phase shift, tap changing transformers, and inrush current.
The document then summarizes busbar protection and how it uses a pure earth fault system to measure fault current flowing from the switchgear to earth. Finally, it examines linear couplers and how they are used in differential protection systems as well as the performance of pilot wire protection schemes that can employ either balanced voltage or circulating current principles.
Current Differencing Transconductance AmplifierHoopeer Hoopeer
The document discusses the current differencing transconductance amplifier (CDTA), including:
1. CDTA is a new building block introduced in 2003 that has two current inputs and two current outputs, and can be represented by two current conveyors and an OTA.
2. The principle of operation of a CDTA is that the difference between its two input currents flows out of its Z-terminal, and its internal OTA creates two output currents from the X-terminals that are proportional to the voltage at the Z-terminal.
3. A CDTA can be realized using four AD844 operational transresistance amplifiers, with the transconductance determined by an external resistor.
Dual output DC-DC quasi impedance source converterIJECEIAES
A double output port DC-DC quasi impedance source converter (q-ZSC) is proposed. Each of the outputs has a different voltage gain. One of the outputs is capable of bidirectional (four-quadrant) operation by only varying the duty ratio. The second output has the gain of traditional two-switch buck-boost converter. Operation of the converter was verified by simulating its responses for different input voltages and duty ratios using MATLAB SIMULINK software. Its average steady-state output current and voltage values were determined and used to determine the ripples that existed. These ripples are less than 5% of the average steady-state values for all the input voltage and duty ratio ranges considered.
Low Voltage Temperature Sensor Front End Project ReportSatyabh Mishra
This document presents a low voltage, low power CMOS temperature sensor circuit. It uses subthreshold MOSFETs and compensates a PTAT (proportional to absolute temperature) current source with the gate-source voltage of a subthreshold MOSFET. The circuit was designed using a standard 0.5-μm CMOS process and exhibits an average output voltage of 106mV with a temperature coefficient of 511ppm/°C over a range of 0-120°C. Simulation results show the output voltage varies by 79mV over a supply voltage range of 1.2-2V and 4mV peak-to-peak for temperature variations from 0-120°C. The circuit achieves a temperature sensitivity of
Industrial Electronics 80 Marks Sample Test Paperprathik
This sample question paper is for the subject of Industrial Electronics in the fifth semester of an Electronics and Telecommunication course. The paper has 6 questions divided into multiple parts. It covers topics such as semiconductor device symbols, characteristics of UJT and SCR, rectifier circuits including half wave, full wave and bridge configurations, triggering circuits, commutation methods, and applications of devices like SCR, TRIAC, IGBT in control and power electronics. Students are required to attempt several parts from each question covering diagrams, explanations and derivations with a maximum time given of 3 hours.
This document discusses three types of multivibrator circuits:
1. Astable multivibrators continually switch between two quasi-stable states without any external input. They are used as oscillators to produce a square wave output.
2. Monostable multivibrators have one stable state but can be triggered externally to another temporary state, producing a single output pulse before returning to the stable state.
3. Bistable multivibrators have two stable states and can be switched between them by external trigger pulses, functioning like a flip-flop.
Industrial electronics 1 marks- polytechnicSukesh R
The document discusses power electronic devices such as SCR, IGBT, MOSFET and GTO. It provides definitions of key terms related to these devices such as triggering, gate triggering, latching current, and applications. Specific topics covered include:
1. SCR, IGBT, MOSFET and GTO are power semiconductor switching devices. SCR can be triggered through its gate or by increasing voltage.
2. Inverters, choppers, and UPS systems are discussed as applications that use these devices to convert power efficiently.
3. Forced and natural commutation methods are described for turning devices off in different circuit configurations.
Imply Logic Implementation of Carry Save Adder Using MemristorsIJERA Editor
Memristor is a two terminal fundamental passive element that provides arelation between electric charge„q‟ and
magnetic flux „Φ‟. It is a type of resistor with some memory property. Implication logic can be easily developed
using memristors. Implication logic can be implemented with less number of memristors in comparison with
silicon transistors. It has been proved that any Boolean expressions can be implemented with this logic
[3]and[4]. Carry save adder (CSA) circuits is built up with IMPLY logic with the basic gates obtained with
memristors and their working are briefly explained. The total number of memristors required iscompared with
the number of transistors required in constructing the same circuit with CMOS logic.
The document discusses Field Effect Transistors (FETs). It begins by defining some key characteristics of FETs, including that they are unipolar devices controlled by voltage and have very high input impedance. It then describes different types of FETs, including JFETs, MOSFETs, and discusses their characteristics such as transfer curves. The document provides examples of biasing circuits used for FETs and analyzing FET amplifiers at mid-frequency.
The document describes testing a synchronous buck converter circuit. Key components include a TPS5618 synchronous buck controller from Texas Instruments, MOSFETs, an inductor, and capacitors. Test results shown include switching waveforms for the high and low side MOSFETs, gate drive signals, input/output voltages, and inductor current and voltage.
This document discusses different types of multivibrators and unijunction transistors (UJTs). It describes astable, monostable, and bistable multivibrators. Astable multivibrators continuously switch between two states to produce a square wave without any input trigger. Monostable multivibrators have one stable state and switch to a transient state upon a trigger, then return to the stable state after a set time. Bistable multivibrators have two stable states and switch between them with an external trigger. The document also discusses UJTs, including their structure, characteristics, and use in relaxation oscillator circuits such as a light flasher.
The document describes a novel cascaded multilevel inverter design using sub multilevel inverters. A sub multilevel inverter topology is first presented that uses n DC voltage sources and a combination of unidirectional and bidirectional switches to generate positive voltage levels. Multiple sub inverters are then connected in series to form the proposed novel cascaded multilevel inverter. Equations are provided to calculate the number of switches, drivers, IGBTs, sources, and standing voltages for the sub inverters based on the value of n. The cascaded inverter design is analyzed for both symmetric and asymmetric configurations and is intended to reduce components compared to other multilevel inverter designs.
Third Harmonic Injection Control Method for L-Z-Source Inverter Fed Motor DriveIJERD Editor
This document discusses a proposed inductor type Z-source inverter with third harmonic injection control method. The proposed inverter eliminates capacitors from the traditional Z-source inverter circuit to avoid large inrush currents. It contains two inductors and three diodes instead. Third harmonic injection control is also proposed to further reduce total harmonic distortion and losses compared to traditional Z-source inverters. Simulation results show the proposed inverter produces three-phase output voltages of 700V and currents of 10A from an input of 230V DC. Harmonic analysis confirms the third harmonic injection control reduces harmonic levels as the number of cycles increases.
This document discusses modeling frequency mixers as pseudo two-port devices to aid in their analysis and design. It begins with an introduction to mixers and their use in downconverters. It then presents five theories: (1) an ideal commutator model, (2) a model using Schottky diodes, (3) modeling mixers as two-port devices, (4) modeling them as linear devices, and (5) characterizing them with S-parameters. The document explores the nonlinear behavior of mixers, deriving equations to show the generation of sum and difference frequencies. It also discusses spurious products and techniques for predicting interference-free frequency ranges.
Network analysis-mcq-for-apgenco-aptranco-preparationVenugopala Rao P
This document contains multiple choice questions and answers about electrical engineering concepts. It begins with 50 questions about topics like Thevenin's theorem, decibel calculations, filters, transmission lines, and more. Each question is followed by an explanation of the correct answer. The questions cover fundamental concepts and calculations in electrical engineering.
Hybrid model for Transistor, small signal AnalysisAbhishek Choksi
The document discusses transistor hybrid parameters (h-parameters) and their use in analyzing transistor circuits. It defines the four h-parameters - h11, h12, h21, h22 - for a two-port network. It describes how h-parameters are defined for common emitter, base, and collector configurations. The hybrid model allows representing a transistor as a dependent current source and voltage-controlled dependent voltage/current sources. The parameters help analyze small signal amplifiers by obtaining their current gain, input resistance, voltage gain, and output resistance.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
This document discusses different biasing configurations for field-effect transistors (FETs) including fixed bias, self bias, and voltage divider bias. It provides the key relationships for analyzing each configuration graphically or mathematically. Fixed bias uses two supplies with the gate-source voltage (VGS) fixed. Self bias uses a single supply with VGS determined by the drain current and source resistor. Voltage divider bias also uses a single supply but VGS is defined by the voltage divider and drain current. The document also covers a common-gate configuration and derives the small signal model for a JFET.
Similar to IJERD (www.ijerd.com) International Journal of Engineering Research and Development IJERD : hard copy of journal, Call for Papers 2012, publishing of journal, journal of science and technology, research paper publishing, where to publish research paper,
The document provides information on various thyristor devices used for power control including the Silicon Controlled Rectifier (SCR), Triode AC Switch (TRIAC), Diode AC Switch (DIAC), and Insulated-Gate Bipolar Transistor (IGBT). It discusses the construction, operation, characteristics and applications of SCRs, TRIACs, and DIACs. The SCR is described as the most important thyristor device used in applications requiring efficient power control like switch mode power supplies. TRIACs can conduct current in both directions making them suitable for controlling AC power while DIACs consist of two diodes connected to form a bidirectional switching device.
The document provides information on various thyristor family devices including the silicon-controlled rectifier (SCR), light-activated silicon controlled rectifier (LASCR), semiconductor-controlled switch (SCS), gate turn-off thyristor (GTO), diode AC switch (DIAC), bidirectional triode thyristors (TRIAC), unijunction transistor (UJT), programmable unijunction transistor (PUT), silicon unilateral switch (SUS), and silicon bilateral switch (SBS). It describes the construction, operation, characteristics and applications of each device in 1-3 sentences per device.
Power electronic devices like SCRs, TRIACs, and IGBTs are discussed. SCRs can convert and control large amounts of power using little control power. SCRs are four-layer semiconductor devices that conduct current in one direction when turned on by a gate signal, and block current in the reverse direction. TRIACs are bidirectional thyristors that can conduct current in both directions, making them suitable for controlling AC power. These semiconductor switches are used in applications like power supplies, motor controls, and surge protection.
The document provides an overview of different topologies of DC/DC bidirectional converters that have been proposed for various applications. It discusses several bidirectional converter topologies including LLC resonant converters, three-level converters, multiport converters, and resonant converters with voltage doublers. The topologies aim to achieve benefits like high efficiency, full soft switching, isolation, and high voltage gain. Equations are provided for the voltage and power transfer characteristics of some of the converters.
Types of armature winding of dc generator manoharpitchai
This document discusses the constructional features of DC machines, including:
- The function of the commutator and brushes is to convert the alternating voltage induced in the armature coils into direct current by means of mechanical rectification.
- Armature windings can be of two types - lap winding or wave winding. Lap winding connects coil ends to consecutive commutator segments, while wave winding connects ends approximately two pole pitches apart.
- The number of parallel paths in the armature is equal to the number of poles for lap winding, and is equal to 2 for wave winding. Understanding armature windings and parallel paths is important for analyzing DC machine performance.
The document discusses high voltage impulse generators used to test equipment by subjecting it to simulated surge voltages. It describes:
1) Impulse generators produce surge waveforms like double exponential waves that resemble lightning strikes to test equipment withstand.
2) Circuits are described to generate single and double exponential waves by charging and discharging capacitors through resistors in different configurations.
3) Analysis using Laplace transforms shows how component values determine the waveform, with fluctuations from stray capacitances in practical generators.
The document provides 20 multiple choice questions (MCQ) related to electrical engineering topics like circuits, signals and systems, electronics, power systems, and logic gates. Each MCQ is followed by a detailed solution. Some key details:
- MCQ 1-20 cover various EE concepts and each carry 1 mark.
- Topics covered include wattmeters, error analysis, diode characteristics, CRO signals, data storage speeds, transformer circuits, induction motors, SCRs, stability analysis, and logic gates.
- Detailed step-by-step solutions are provided for each MCQ drawing from circuit analyses, definitions, formulas, and concepts.
This document presents a new integrated bridgeless PWM power converter for power factor correction. The proposed converter integrates a bridgeless boost rectifier with an asymmetrical pulse-width modulation half-bridge DC-DC converter. This eliminates the need for a full-bridge diode rectifier, reducing conduction losses. Zero-voltage switching of the power switches also reduces switching losses. Experimental results from a 250W prototype show the converter achieves 93.0% efficiency and near unity power factor.
This document contains instructions for an experiment to determine the transfer function of an armature controlled DC servomotor. It includes the theory behind transfer functions and DC motors. The procedure outlines determining the motor constants Kt, Kb, Ra, and La through load tests, no-load tests, and impedance measurements. Graphs are used to calculate the motor constants from experimental data. The transfer function and block diagram for an armature controlled DC motor are presented.
SCR (Silicon Controlled Rectifier) is a three-terminal semiconductor device made of silicon that can be represented as a combination of two transistors - a PNP and an NPN transistor. It has three modes of operation: forward blocking, reverse blocking, and forward conduction. In forward blocking mode, one junction is forward biased and two are reverse biased, allowing only leakage current. In reverse blocking mode, the biases are reversed but only reverse saturation current flows. In forward conduction mode, a gate signal or exceeding the breakover voltage allows large current flow in the forward direction. SCRs are used as rectifiers where the gate can control conduction at smaller voltages.
This document describes an electronics lab experiment on diode clipping and clamping circuits. The objectives are to understand the operating principles of diode clipping circuits, clamping circuits, and how the waveforms change when bias is applied. Diode clipping circuits clip portions of the input signal based on the diode orientation. Clamping circuits shift the DC level of the input signal but maintain the same amplitude. The experiment will use a circuit module and oscilloscope to construct and observe different diode clipping and clamping circuit configurations and their output waveforms.
This document analyzes a series RLC circuit using s-domain analysis techniques. It:
1) Describes the circuit and defines two circuits (RLC1 and RLC2) with different component values for analysis.
2) Explains how to convert circuit elements to the s-domain using Laplace transforms and defines the transfer function.
3) Calculates the transfer functions for RLC1 and RLC2, revealing their poles, which indicate the circuit response.
4) Explains how to determine the output signal in both the s-domain and time-domain using the transfer function and an input signal.
This document presents a proposed zero-voltage transition fifth-order boost converter. A fifth-order boost converter has higher voltage gain but limitations at higher switching frequencies. Soft-switching techniques can remove these limitations. The proposed converter utilizes zero-voltage transition technique to achieve soft switching and improve efficiency. It analyzes the steady state operation and develops state-space models of the converter. The objective is to design a limitation free controller and simulate the complete system to validate the performance.
This document discusses transistor small signal analysis using the transistor re model. It begins by introducing the re model and its components, including the input resistance r1, output resistance r0, and current gain β. It then provides examples of applying the re model to analyze various common transistor amplifier configurations, such as common-emitter fixed bias and common-emitter voltage divider bias. For each configuration, it derives the expressions for input impedance, output impedance, voltage gain, and current gain. Approximations are also provided assuming r0 is much larger than other resistances in the circuit.
A New Active Snubber Circuit for PFC ConverterIDES Editor
In this paper, a new active snubber circuit is
developed for PFC converter. This active snubber circuit
provides zero voltage transition (ZVT) turn on and zero current
transition (ZCT) turn off for the main switch without any
extra current or voltage stresses. Auxiliary switch turns on
and off with zero current switching (ZCS) without voltage
stress. Although there is a current stress on the auxiliary
switch, it is decreased by diverting it to the output side with
coupling inductance. The proposed PFC converter controls
output current and voltage in very wide line and load range.
This PFC converter has simple structure, low cost and ease of
control as well. In this study, a detailed steady state analysis
of the new converter is presented, and the theoretical analysis
is verified exactly by 100 kHz and 300 W prototype. This
prototype has 98% total efficiency and 0.99 power factor with
sinusoidal current shape.
IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...IRJET Journal
This document proposes a novel topology for a single-phase hyperlevel inverter using a single DC power source. The proposed topology converts two buck converters into a hyperlevel inverter to generate n levels of output voltage without changing the topology structure. Only the switching frequency is varied to control the number of levels. The topology was designed to produce a 1000 level, 220V output voltage at 50Hz with 1KW power from a single DC source. Simulation results validated the mathematical model and performance of the proposed single DC source hyperlevel inverter topology.
Analysis of SEPIC for PV-Applications using PI Controller and Current Mode Co...ijsrd.com
This document presents two closed loop control techniques for a SEPIC (single-ended primary inductor converter) DC-DC converter used with PV panels: 1) current mode control where the current is used as a reference and 2) PI control where the voltage is used as a reference. It describes the operation and design of the SEPIC converter, models the PV panel, and discusses each control strategy. Simulation results show the voltage and current waveforms for open loop, current mode control, and PI control of the SEPIC converter. In conclusion, current mode control provides better performance than PI control but has limitations on the reference current value.
1) The equivalent resistance, reactance, and impedance of the transformer windings can be transferred from one winding to the other to simplify calculations. This is done by dividing the secondary values by the transformer ratio (K).
2) The equivalent circuit model represents the transformer using resistances and reactances for both the primary and secondary windings referred to a single winding for simplicity. Additional impedances are included for the magnetizing current.
3) Simplified equivalent circuits omit some components like the magnetizing current to make the circuit problems easier to solve while still capturing the essential transformer behavior.
Application of Comparators in Modern Power System Protection and ControlIOSR Journals
This document discusses the use of comparators in power system protection and control. It describes two comparison techniques - amplitude comparison and phase comparison. Amplitude comparison produces an output proportional to the amplitude difference of input quantities, while phase comparison produces pulses proportional to the phase difference. The document shows how amplitude comparison can be modified to perform phase comparison. It provides equations to model impedance, Mho, and offset Mho relay characteristics using phase comparison. Examples of applications include over/under voltage protection using a voltage comparator circuit. In conclusion, comparators are widely used in power system protection applications.
Similar to IJERD (www.ijerd.com) International Journal of Engineering Research and Development IJERD : hard copy of journal, Call for Papers 2012, publishing of journal, journal of science and technology, research paper publishing, where to publish research paper, (20)
A Novel Method for Prevention of Bandwidth Distributed Denial of Service AttacksIJERD Editor
Distributed Denial of Service (DDoS) Attacks became a massive threat to the Internet. Traditional
Architecture of internet is vulnerable to the attacks like DDoS. Attacker primarily acquire his army of Zombies,
then that army will be instructed by the Attacker that when to start an attack and on whom the attack should be
done. In this paper, different techniques which are used to perform DDoS Attacks, Tools that were used to
perform Attacks and Countermeasures in order to detect the attackers and eliminate the Bandwidth Distributed
Denial of Service attacks (B-DDoS) are reviewed. DDoS Attacks were done by using various Flooding
techniques which are used in DDoS attack.
The main purpose of this paper is to design an architecture which can reduce the Bandwidth
Distributed Denial of service Attack and make the victim site or server available for the normal users by
eliminating the zombie machines. Our Primary focus of this paper is to dispute how normal machines are
turning into zombies (Bots), how attack is been initiated, DDoS attack procedure and how an organization can
save their server from being a DDoS victim. In order to present this we implemented a simulated environment
with Cisco switches, Routers, Firewall, some virtual machines and some Attack tools to display a real DDoS
attack. By using Time scheduling, Resource Limiting, System log, Access Control List and some Modular
policy Framework we stopped the attack and identified the Attacker (Bot) machines
Hearing loss is one of the most common human impairments. It is estimated that by year 2015 more
than 700 million people will suffer mild deafness. Most can be helped by hearing aid devices depending on the
severity of their hearing loss. This paper describes the implementation and characterization details of a dual
channel transmitter front end (TFE) for digital hearing aid (DHA) applications that use novel micro
electromechanical- systems (MEMS) audio transducers and ultra-low power-scalable analog-to-digital
converters (ADCs), which enable a very-low form factor, energy-efficient implementation for next-generation
DHA. The contribution of the design is the implementation of the dual channel MEMS microphones and powerscalable
ADC system.
Influence of tensile behaviour of slab on the structural Behaviour of shear c...IJERD Editor
-A composite beam is composed of a steel beam and a slab connected by means of shear connectors
like studs installed on the top flange of the steel beam to form a structure behaving monolithically. This study
analyzes the effects of the tensile behavior of the slab on the structural behavior of the shear connection like slip
stiffness and maximum shear force in composite beams subjected to hogging moment. The results show that the
shear studs located in the crack-concentration zones due to large hogging moments sustain significantly smaller
shear force and slip stiffness than the other zones. Moreover, the reduction of the slip stiffness in the shear
connection appears also to be closely related to the change in the tensile strain of rebar according to the increase
of the load. Further experimental and analytical studies shall be conducted considering variables such as the
reinforcement ratio and the arrangement of shear connectors to achieve efficient design of the shear connection
in composite beams subjected to hogging moment.
Gold prospecting using Remote Sensing ‘A case study of Sudan’IJERD Editor
Gold has been extracted from northeast Africa for more than 5000 years, and this may be the first
place where the metal was extracted. The Arabian-Nubian Shield (ANS) is an exposure of Precambrian
crystalline rocks on the flanks of the Red Sea. The crystalline rocks are mostly Neoproterozoic in age. ANS
includes the nations of Israel, Jordan. Egypt, Saudi Arabia, Sudan, Eritrea, Ethiopia, Yemen, and Somalia.
Arabian Nubian Shield Consists of juvenile continental crest that formed between 900 550 Ma, when intra
oceanic arc welded together along ophiolite decorated arc. Primary Au mineralization probably developed in
association with the growth of intra oceanic arc and evolution of back arc. Multiple episodes of deformation
have obscured the primary metallogenic setting, but at least some of the deposits preserve evidence that they
originate as sea floor massive sulphide deposits.
The Red Sea Hills Region is a vast span of rugged, harsh and inhospitable sector of the Earth with
inimical moon-like terrain, nevertheless since ancient times it is famed to be an abode of gold and was a major
source of wealth for the Pharaohs of ancient Egypt. The Pharaohs old workings have been periodically
rediscovered through time. Recent endeavours by the Geological Research Authority of Sudan led to the
discovery of a score of occurrences with gold and massive sulphide mineralizations. In the nineties of the
previous century the Geological Research Authority of Sudan (GRAS) in cooperation with BRGM utilized
satellite data of Landsat TM using spectral ratio technique to map possible mineralized zones in the Red Sea
Hills of Sudan. The outcome of the study mapped a gossan type gold mineralization. Band ratio technique was
applied to Arbaat area and a signature of alteration zone was detected. The alteration zones are commonly
associated with mineralization. The alteration zones are commonly associated with mineralization. A filed check
confirmed the existence of stock work of gold bearing quartz in the alteration zone. Another type of gold
mineralization that was discovered using remote sensing is the gold associated with metachert in the Atmur
Desert.
Reducing Corrosion Rate by Welding DesignIJERD Editor
This document summarizes a study on reducing corrosion rates in steel through welding design. The researchers tested different welding groove designs (X, V, 1/2X, 1/2V) and preheating temperatures (400°C, 500°C, 600°C) on ferritic malleable iron samples. Testing found that X and V groove designs with 500°C and 600°C preheating had corrosion rates of 0.5-0.69% weight loss after 14 days, compared to 0.57-0.76% for 400°C preheating. Higher preheating reduced residual stresses which decreased corrosion. Residual stresses were 1.7 MPa for optimal X groove and 600°C
Router 1X3 – RTL Design and VerificationIJERD Editor
Routing is the process of moving a packet of data from source to destination and enables messages
to pass from one computer to another and eventually reach the target machine. A router is a networking device
that forwards data packets between computer networks. It is connected to two or more data lines from different
networks (as opposed to a network switch, which connects data lines from one single network). This paper,
mainly emphasizes upon the study of router device, it‟s top level architecture, and how various sub-modules of
router i.e. Register, FIFO, FSM and Synchronizer are synthesized, and simulated and finally connected to its top
module.
Active Power Exchange in Distributed Power-Flow Controller (DPFC) At Third Ha...IJERD Editor
This paper presents a component within the flexible ac-transmission system (FACTS) family, called
distributed power-flow controller (DPFC). The DPFC is derived from the unified power-flow controller (UPFC)
with an eliminated common dc link. The DPFC has the same control capabilities as the UPFC, which comprise
the adjustment of the line impedance, the transmission angle, and the bus voltage. The active power exchange
between the shunt and series converters, which is through the common dc link in the UPFC, is now through the
transmission lines at the third-harmonic frequency. DPFC multiple small-size single-phase converters which
reduces the cost of equipment, no voltage isolation between phases, increases redundancy and there by
reliability increases. The principle and analysis of the DPFC are presented in this paper and the corresponding
simulation results that are carried out on a scaled prototype are also shown.
Mitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVRIJERD Editor
Power quality has been an issue that is becoming increasingly pivotal in industrial electricity
consumers point of view in recent times. Modern industries employ Sensitive power electronic equipments,
control devices and non-linear loads as part of automated processes to increase energy efficiency and
productivity. Voltage disturbances are the most common power quality problem due to this the use of a large
numbers of sophisticated and sensitive electronic equipment in industrial systems is increased. This paper
discusses the design and simulation of dynamic voltage restorer for improvement of power quality and
reduce the harmonics distortion of sensitive loads. Power quality problem is occurring at non-standard
voltage, current and frequency. Electronic devices are very sensitive loads. In power system voltage sag,
swell, flicker and harmonics are some of the problem to the sensitive load. The compensation capability
of a DVR depends primarily on the maximum voltage injection ability and the amount of stored
energy available within the restorer. This device is connected in series with the distribution feeder at
medium voltage. A fuzzy logic control is used to produce the gate pulses for control circuit of DVR and the
circuit is simulated by using MATLAB/SIMULINK software.
Study on the Fused Deposition Modelling In Additive ManufacturingIJERD Editor
Additive manufacturing process, also popularly known as 3-D printing, is a process where a product
is created in a succession of layers. It is based on a novel materials incremental manufacturing philosophy.
Unlike conventional manufacturing processes where material is removed from a given work price to derive the
final shape of a product, 3-D printing develops the product from scratch thus obviating the necessity to cut away
materials. This prevents wastage of raw materials. Commonly used raw materials for the process are ABS
plastic, PLA and nylon. Recently the use of gold, bronze and wood has also been implemented. The complexity
factor of this process is 0% as in any object of any shape and size can be manufactured.
Spyware triggering system by particular string valueIJERD Editor
This computer programme can be used for good and bad purpose in hacking or in any general
purpose. We can say it is next step for hacking techniques such as keylogger and spyware. Once in this system if
user or hacker store particular string as a input after that software continually compare typing activity of user
with that stored string and if it is match then launch spyware programme.
A Blind Steganalysis on JPEG Gray Level Image Based on Statistical Features a...IJERD Editor
This paper presents a blind steganalysis technique to effectively attack the JPEG steganographic
schemes i.e. Jsteg, F5, Outguess and DWT Based. The proposed method exploits the correlations between
block-DCTcoefficients from intra-block and inter-block relation and the statistical moments of characteristic
functions of the test image is selected as features. The features are extracted from the BDCT JPEG 2-array.
Support Vector Machine with cross-validation is implemented for the classification.The proposed scheme gives
improved outcome in attacking.
Secure Image Transmission for Cloud Storage System Using Hybrid SchemeIJERD Editor
- Data over the cloud is transferred or transmitted between servers and users. Privacy of that
data is very important as it belongs to personal information. If data get hacked by the hacker, can be
used to defame a person’s social data. Sometimes delay are held during data transmission. i.e. Mobile
communication, bandwidth is low. Hence compression algorithms are proposed for fast and efficient
transmission, encryption is used for security purposes and blurring is used by providing additional
layers of security. These algorithms are hybridized for having a robust and efficient security and
transmission over cloud storage system.
Application of Buckley-Leverett Equation in Modeling the Radius of Invasion i...IJERD Editor
A thorough review of existing literature indicates that the Buckley-Leverett equation only analyzes
waterflood practices directly without any adjustments on real reservoir scenarios. By doing so, quite a number
of errors are introduced into these analyses. Also, for most waterflood scenarios, a radial investigation is more
appropriate than a simplified linear system. This study investigates the adoption of the Buckley-Leverett
equation to estimate the radius invasion of the displacing fluid during waterflooding. The model is also adopted
for a Microbial flood and a comparative analysis is conducted for both waterflooding and microbial flooding.
Results shown from the analysis doesn’t only records a success in determining the radial distance of the leading
edge of water during the flooding process, but also gives a clearer understanding of the applicability of
microbes to enhance oil production through in-situ production of bio-products like bio surfactans, biogenic
gases, bio acids etc.
Gesture Gaming on the World Wide Web Using an Ordinary Web CameraIJERD Editor
- Gesture gaming is a method by which users having a laptop/pc/x-box play games using natural or
bodily gestures. This paper presents a way of playing free flash games on the internet using an ordinary webcam
with the help of open source technologies. Emphasis in human activity recognition is given on the pose
estimation and the consistency in the pose of the player. These are estimated with the help of an ordinary web
camera having different resolutions from VGA to 20mps. Our work involved giving a 10 second documentary to
the user on how to play a particular game using gestures and what are the various kinds of gestures that can be
performed in front of the system. The initial inputs of the RGB values for the gesture component is obtained by
instructing the user to place his component in a red box in about 10 seconds after the short documentary before
the game is finished. Later the system opens the concerned game on the internet on popular flash game sites like
miniclip, games arcade, GameStop etc and loads the game clicking at various places and brings the state to a
place where the user is to perform only gestures to start playing the game. At any point of time the user can call
off the game by hitting the esc key and the program will release all of the controls and return to the desktop. It
was noted that the results obtained using an ordinary webcam matched that of the Kinect and the users could
relive the gaming experience of the free flash games on the net. Therefore effective in game advertising could
also be achieved thus resulting in a disruptive growth to the advertising firms.
Hardware Analysis of Resonant Frequency Converter Using Isolated Circuits And...IJERD Editor
-LLC resonant frequency converter is basically a combo of series as well as parallel resonant ckt. For
LCC resonant converter it is associated with a disadvantage that, though it has two resonant frequencies, the
lower resonant frequency is in ZCS region[5]. For this application, we are not able to design the converter
working at this resonant frequency. LLC resonant converter existed for a very long time but because of
unknown characteristic of this converter it was used as a series resonant converter with basically a passive
(resistive) load. . Here, it was designed to operate in switching frequency higher than resonant frequency of the
series resonant tank of Lr and Cr converter acts very similar to Series Resonant Converter. The benefit of LLC
resonant converter is narrow switching frequency range with light load[6] . Basically, the control ckt plays a
very imp. role and hence 555 Timer used here provides a perfect square wave as the control ckt provides no
slew rate which makes the square wave really strong and impenetrable. The dead band circuit provides the
exclusive dead band in micro seconds so as to avoid the simultaneous firing of two pairs of IGBT’s where one
pair switches off and the other on for a slightest period of time. Hence, the isolator ckt here is associated with
each and every ckt used because it acts as a driver and an isolation to each of the IGBT is provided with one
exclusive transformer supply[3]. The IGBT’s are fired using the appropriate signal using the previous boards
and hence at last a high frequency rectifier ckt with a filtering capacitor is used to get an exact dc
waveform .The basic goal of this particular analysis is to observe the wave forms and characteristics of
converters with differently positioned passive elements in the form of tank circuits.
Simulated Analysis of Resonant Frequency Converter Using Different Tank Circu...IJERD Editor
LLC resonant frequency converter is basically a combo of series as well as parallel resonant ckt. For
LCC resonant converter it is associated with a disadvantage that, though it has two resonant frequencies, the
lower resonant frequency is in ZCS region [5]. For this application, we are not able to design the converter
working at this resonant frequency. LLC resonant converter existed for a very long time but because of
unknown characteristic of this converter it was used as a series resonant converter with basically a passive
(resistive) load. . Here, it was designed to operate in switching frequency higher than resonant frequency of the
series resonant tank of Lr and Cr converter acts very similar to Series Resonant Converter. The benefit of LLC
resonant converter is narrow switching frequency range with light load[6] . Basically, the control ckt plays a
very imp. role and hence 555 Timer used here provides a perfect square wave as the control ckt provides no
slew rate which makes the square wave really strong and impenetrable. The dead band circuit provides the
exclusive dead band in micro seconds so as to avoid the simultaneous firing of two pairs of IGBT’s where one
pair switches off and the other on for a slightest period of time. Hence, the isolator ckt here is associated with
each and every ckt used because it acts as a driver and an isolation to each of the IGBT is provided with one
exclusive transformer supply[3]. The IGBT’s are fired using the appropriate signal using the previous boards
and hence at last a high frequency rectifier ckt with a filtering capacitor is used to get an exact dc
waveform .The basic goal of this particular analysis is to observe the wave forms and characteristics of
converters with differently positioned passive elements in the form of tank circuits. The supported simulation
is done through PSIM 6.0 software tool
Amateurs Radio operator, also known as HAM communicates with other HAMs through Radio
waves. Wireless communication in which Moon is used as natural satellite is called Moon-bounce or EME
(Earth -Moon-Earth) technique. Long distance communication (DXing) using Very High Frequency (VHF)
operated amateur HAM radio was difficult. Even with the modest setup having good transceiver, power
amplifier and high gain antenna with high directivity, VHF DXing is possible. Generally 2X11 YAGI antenna
along with rotor to set horizontal and vertical angle is used. Moon tracking software gives exact location,
visibility of Moon at both the stations and other vital data to acquire real time position of moon.
“MS-Extractor: An Innovative Approach to Extract Microsatellites on „Y‟ Chrom...IJERD Editor
Simple Sequence Repeats (SSR), also known as Microsatellites, have been extensively used as
molecular markers due to their abundance and high degree of polymorphism. The nucleotide sequences of
polymorphic forms of the same gene should be 99.9% identical. So, Microsatellites extraction from the Gene is
crucial. However, Microsatellites repeat count is compared, if they differ largely, he has some disorder. The Y
chromosome likely contains 50 to 60 genes that provide instructions for making proteins. Because only males
have the Y chromosome, the genes on this chromosome tend to be involved in male sex determination and
development. Several Microsatellite Extractors exist and they fail to extract microsatellites on large data sets of
giga bytes and tera bytes in size. The proposed tool “MS-Extractor: An Innovative Approach to extract
Microsatellites on „Y‟ Chromosome” can extract both Perfect as well as Imperfect Microsatellites from large
data sets of human genome „Y‟. The proposed system uses string matching with sliding window approach to
locate Microsatellites and extracts them.
Importance of Measurements in Smart GridIJERD Editor
- The need to get reliable supply, independence from fossil fuels, and capability to provide clean
energy at a fixed and lower cost, the existing power grid structure is transforming into Smart Grid. The
development of a smart energy distribution grid is a current goal of many nations. A Smart Grid should have
new capabilities such as self-healing, high reliability, energy management, and real-time pricing. This new era
of smart future grid will lead to major changes in existing technologies at generation, transmission and
distribution levels. The incorporation of renewable energy resources and distribution generators in the existing
grid will increase the complexity, optimization problems and instability of the system. This will lead to a
paradigm shift in the instrumentation and control requirements for Smart Grids for high quality, stable and
reliable electricity supply of power. The monitoring of the grid system state and stability relies on the
availability of reliable measurement of data. In this paper the measurement areas that highlight new
measurement challenges, development of the Smart Meters and the critical parameters of electric energy to be
monitored for improving the reliability of power systems has been discussed.
Study of Macro level Properties of SCC using GGBS and Lime stone powderIJERD Editor
The document summarizes a study on the use of ground granulated blast furnace slag (GGBS) and limestone powder to replace cement in self-compacting concrete (SCC). Tests were conducted on SCC mixes with 0-50% replacement of cement with GGBS and 0-20% replacement with limestone powder. The results showed that replacing 30% of cement with GGBS and 15% with limestone powder produced SCC with the highest compressive strength of 46MPa, meeting fresh property requirements. The study concluded that this ternary blend of cement, GGBS and limestone powder can improve SCC properties while reducing costs.
Ivanti’s Patch Tuesday breakdown goes beyond patching your applications and brings you the intelligence and guidance needed to prioritize where to focus your attention first. Catch early analysis on our Ivanti blog, then join industry expert Chris Goettl for the Patch Tuesday Webinar Event. There we’ll do a deep dive into each of the bulletins and give guidance on the risks associated with the newly-identified vulnerabilities.
Fueling AI with Great Data with Airbyte WebinarZilliz
This talk will focus on how to collect data from a variety of sources, leveraging this data for RAG and other GenAI use cases, and finally charting your course to productionalization.
Webinar: Designing a schema for a Data WarehouseFederico Razzoli
Are you new to data warehouses (DWH)? Do you need to check whether your data warehouse follows the best practices for a good design? In both cases, this webinar is for you.
A data warehouse is a central relational database that contains all measurements about a business or an organisation. This data comes from a variety of heterogeneous data sources, which includes databases of any type that back the applications used by the company, data files exported by some applications, or APIs provided by internal or external services.
But designing a data warehouse correctly is a hard task, which requires gathering information about the business processes that need to be analysed in the first place. These processes must be translated into so-called star schemas, which means, denormalised databases where each table represents a dimension or facts.
We will discuss these topics:
- How to gather information about a business;
- Understanding dictionaries and how to identify business entities;
- Dimensions and facts;
- Setting a table granularity;
- Types of facts;
- Types of dimensions;
- Snowflakes and how to avoid them;
- Expanding existing dimensions and facts.
AI 101: An Introduction to the Basics and Impact of Artificial IntelligenceIndexBug
Imagine a world where machines not only perform tasks but also learn, adapt, and make decisions. This is the promise of Artificial Intelligence (AI), a technology that's not just enhancing our lives but revolutionizing entire industries.
Building Production Ready Search Pipelines with Spark and MilvusZilliz
Spark is the widely used ETL tool for processing, indexing and ingesting data to serving stack for search. Milvus is the production-ready open-source vector database. In this talk we will show how to use Spark to process unstructured data to extract vector representations, and push the vectors to Milvus vector database for search serving.
Ocean lotus Threat actors project by John Sitima 2024 (1).pptxSitimaJohn
Ocean Lotus cyber threat actors represent a sophisticated, persistent, and politically motivated group that poses a significant risk to organizations and individuals in the Southeast Asian region. Their continuous evolution and adaptability underscore the need for robust cybersecurity measures and international cooperation to identify and mitigate the threats posed by such advanced persistent threat groups.
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Speck&Tech
ABSTRACT: A prima vista, un mattoncino Lego e la backdoor XZ potrebbero avere in comune il fatto di essere entrambi blocchi di costruzione, o dipendenze di progetti creativi e software. La realtà è che un mattoncino Lego e il caso della backdoor XZ hanno molto di più di tutto ciò in comune.
Partecipate alla presentazione per immergervi in una storia di interoperabilità, standard e formati aperti, per poi discutere del ruolo importante che i contributori hanno in una comunità open source sostenibile.
BIO: Sostenitrice del software libero e dei formati standard e aperti. È stata un membro attivo dei progetti Fedora e openSUSE e ha co-fondato l'Associazione LibreItalia dove è stata coinvolta in diversi eventi, migrazioni e formazione relativi a LibreOffice. In precedenza ha lavorato a migrazioni e corsi di formazione su LibreOffice per diverse amministrazioni pubbliche e privati. Da gennaio 2020 lavora in SUSE come Software Release Engineer per Uyuni e SUSE Manager e quando non segue la sua passione per i computer e per Geeko coltiva la sua curiosità per l'astronomia (da cui deriva il suo nickname deneb_alpha).
Skybuffer SAM4U tool for SAP license adoptionTatiana Kojar
Manage and optimize your license adoption and consumption with SAM4U, an SAP free customer software asset management tool.
SAM4U, an SAP complimentary software asset management tool for customers, delivers a detailed and well-structured overview of license inventory and usage with a user-friendly interface. We offer a hosted, cost-effective, and performance-optimized SAM4U setup in the Skybuffer Cloud environment. You retain ownership of the system and data, while we manage the ABAP 7.58 infrastructure, ensuring fixed Total Cost of Ownership (TCO) and exceptional services through the SAP Fiori interface.
Generating privacy-protected synthetic data using Secludy and MilvusZilliz
During this demo, the founders of Secludy will demonstrate how their system utilizes Milvus to store and manipulate embeddings for generating privacy-protected synthetic data. Their approach not only maintains the confidentiality of the original data but also enhances the utility and scalability of LLMs under privacy constraints. Attendees, including machine learning engineers, data scientists, and data managers, will witness first-hand how Secludy's integration with Milvus empowers organizations to harness the power of LLMs securely and efficiently.
Threats to mobile devices are more prevalent and increasing in scope and complexity. Users of mobile devices desire to take full advantage of the features
available on those devices, but many of the features provide convenience and capability but sacrifice security. This best practices guide outlines steps the users can take to better protect personal devices and information.
Introduction of Cybersecurity with OSS at Code Europe 2024Hiroshi SHIBATA
I develop the Ruby programming language, RubyGems, and Bundler, which are package managers for Ruby. Today, I will introduce how to enhance the security of your application using open-source software (OSS) examples from Ruby and RubyGems.
The first topic is CVE (Common Vulnerabilities and Exposures). I have published CVEs many times. But what exactly is a CVE? I'll provide a basic understanding of CVEs and explain how to detect and handle vulnerabilities in OSS.
Next, let's discuss package managers. Package managers play a critical role in the OSS ecosystem. I'll explain how to manage library dependencies in your application.
I'll share insights into how the Ruby and RubyGems core team works to keep our ecosystem safe. By the end of this talk, you'll have a better understanding of how to safeguard your code.
Digital Marketing Trends in 2024 | Guide for Staying AheadWask
https://www.wask.co/ebooks/digital-marketing-trends-in-2024
Feeling lost in the digital marketing whirlwind of 2024? Technology is changing, consumer habits are evolving, and staying ahead of the curve feels like a never-ending pursuit. This e-book is your compass. Dive into actionable insights to handle the complexities of modern marketing. From hyper-personalization to the power of user-generated content, learn how to build long-term relationships with your audience and unlock the secrets to success in the ever-shifting digital landscape.
IJERD (www.ijerd.com) International Journal of Engineering Research and Development IJERD : hard copy of journal, Call for Papers 2012, publishing of journal, journal of science and technology, research paper publishing, where to publish research paper,
1. International Journal of Engineering Research and Development
e-ISSN: 2278-067X, p-ISSN: 2278-800X, www.ijerd.com
Volume 3, Issue 3 (August 2012), PP. 22-28
A Model of A Differential Protection Relay
Ezechukwu O A
Department of Electrical Engineering, Nnamdi Azikiwe University, Awka-Nigeria
Abstract––The analysis of a modelled differential protection relay is presented. The mathematical model was first
developed from where diagrams were produced. A different approach in dealing with the instability problem caused by
switching in-rush current in transformers - „The voltage restraint method‟, is also presented. In this paper, a stability
logic circuit was modelled to block the operation of the relay under “unreal fault” conditions. Tests and simulations show
that the relay responds within 10 milliseconds; and an appreciable output was obtained at the differential current as low
as 0.01Ampere while at the differential current of 0 Amp (no differential current) the relay was stable.
Keywords––Differential current, protection, restraining voltage, stability, current transformer.
I. INTRDUCTION
The differential relay‟s operation is based on the principles of Kirchoff‟s law which states that the sum of the
currents in a node is zero. In the basic differential scheme, the currents in each phase are compared on the incoming and
outgoing sides of the protected equipment. If they are not equal, the difference current is used to energize the operating coil
of the relay. That implies that current transformers will be required at both sides of the equipment to facilitate the summation
of currents as shown in fig 1.
II. MODELLING
Current Transformer Current Transformer
(CT) (CT)
PROTECTED
EQUIPMENT
RELAY
S1 S2
Fig.1.The basic differential protection
(1). Design Calculations
Let the inputs to the differential protection be S1and S2 such that
S 1 K11 I1Z1
(1)
S 2 K 21 I 2 Z 2
Where IZ = current converted to voltage
K11; K21 = Conversion factors.
For stability, K11 I1 Z1 = K 21 I 2 Z 2 (2)
If K11= K21= K and I1 = I2 = I, equation (2) now becomes
22
2. A Model of A Differential Protection Relay
KIZ1 = KIZ2 (3)
Thus for stability Z1 must be equal to Z2; otherwise that could be condition of an uneven lengths of the current transformer
(CT) pilots or/and unequal rated burdens of the input current transformers (CTs).
Now assuming in equation (3) Zn = Ka Rb,
such that Z1 = K3 R1 and Z2 = K4 R2
KK3 I1 Z1 = KK4 I 2 Z 2 (4)
Where K3 and K4 are factors
Applying the signals of eqn(4) into two different amplifiers with reference signals Sr1 and Sr2, the output expressions
become:
A1(I1K K3R1 - Sr1) and A2 (I2K K4 R2 - Sr2 )
where A1and A2 are the amplifier gains.
Therefore A1 KK3 I1 R1 Sr1 = A2 KK4 I 2 R2 Sr2 (5)
If A1= A2= A; and K3 = K4 (Similar Circuits), then
xI1 R1 SR1 = xI 2 R2 SR2 (6)
where x = AK K3 = A K K4
xI1R1-Sr1 and xI2R2-Sr2 are suppose to be equal but where they are not, they can be made equal by simply adjusting Sr1 or
Sr2 .
The ports xI1 R1 Sr1 and xI 2 R2 Sr2 are the complementary out-puts of the differential processor; while Sr1
and Sr2 can be called the “restraining signals”.
By feeding the signals of equation (6) into a window comparator with gains B1 and B2, the final outputs of the differential
circuit become;
B1 xI1 R1 Sr1 - B2 xI 2 R2 Sr2
(7)
and B2 xI 2 R2 Sr2 - xI1 R1 Sr1
Again Since the circuits are identical
B1= B2 = B, Sr1 = Sr2 and R1= R2 = R
Hence eqn (7) can be reduced to:
C I 1 I 2
(8)
C I 2 I 1
Where C = BxR
Equation (8) shows that the output of the differential circuit is dependent on the difference current, I. When I1 = I2, the
output is zero, signifying the stability condition for the differential circuit and I 1 I2 produces two complementary signals
of the same magnitude but opposite polarities at the two output terminals of the processor.
The diagram representing eqns (1) to (8) is shown in figs 2.
When the model was initially simulated at various input current differentials it became apparent that some form of gain
needed to be introduced in the window comparator to correspond to B 1 and B2 in equation (7) so that the final output can
correspond with the expressions, C(I1 - I2) and C(I2 - I1) eqn (8).
23
3. A Model of A Differential Protection Relay
Sr
1
KI1 Z1 A(I 1KK R1 - Sr1)
3 B[(xI1 R - 1
1
KK3 I1 R1 - (xI R - Sr )]
2 Sr 2 ) 2
KK4 I2 A(I1KK R - 2 Sr2 2
) B[(xI R - Sr )
KI2 Z2 3 2 2 2
R2 - (xI R - Sr )]
Sr
2
Fig 2. Block diagram of the model
III. PICK-UP SETTING
The basic differential current expressions are shown in eqns (1) to ( 8) but there could be need to determine the
operating point of the scheme in order that it could be adaptable to various differential current conditions. This is achieved
by feeding the positive part of the compliment ary signals of eqn.(8) into another amplifier circuit with variable initial
condition, Vp. So that the final differential output becomes
[C I1 I 2 OR C I 2 I1 ]-Vp (9)
Where Vp is the pick-up setting of the differential circuit.
IV. INSTABILITY
(1). Mismatch In Current Transformers
In the new relay, no external circuit is required to remedy mismatch in current transformers. It has special facility
for CT mismatch through the feed back resistors, R11 and R21 in the current-to-voltage converter. A rheostat or a bank of
selectable resistors are used to balance the mismatch in CTs and also at the condition of uneven lengths of the CT pilots.
Fig3 Adjusting R11orR21 to remedy CT match
(2). Switching - in Inrush current
During switching-on of a transformer, the inrush current generates harmonics on only the side of the transformer
that is switched on. This can offset the stability of the differential scheme. In conventional differential schemes, tuned
circuits are used to block the resulting transient signals (harmonics) but this model uses the voltage restraining technique. It
is a well-known fact that during short circuit, the voltage deepens and current rises. Therefore during fault it is expected that
the voltage will drop and current rises. So during switching-on of a transformer this new model declares the condition where
up to 72% of the supply voltage is available as a no crises situation and allows tripping when less than 72% of the supply
voltage is available. After 10mseconds, when the transient might have died, the timer switches of the restraining circuit and
the normal differential operation remains. The voltage restraint occurs only during the switching-on period. The minimum
voltage for stability, Vs, based on VT ratio of X/110, can be expressed as;
C
Vs= h 0 Sin (10)
20
Where c = 0.72 (72%)
h= conversion factor
The circuit to realize this is shown in fig 4.
24
4. A Model of A Differential Protection Relay
Trip
I
Y‟ Y
Iz
20 : 1
Vs
T=Timer (10m sec.)
T Y” Iz=Zero sequence
From VT s
current
I= differential current
CB contact
Fig 4: Stability logic circuit
Table1. Truth table for stability logic (fig4)
I Iz Vs Y‟ Y” Y
1 0 0 0 0 1 0
2 0 0 1 0 0 0
3 0 1 0 0 1 0
4 0 1 1 0 0 0
5 0 0 1 1 1 1
6 1 0 1 1 0 0
7 1 1 0 1 1 1
8 1 1 1 1 0 0
If the VT in-put in fig.4. is 110V (when VT ratio is X/110), equation (10) yields 2.52 volts at full voltage and unity
h. This voltage is fed into a TTL logic whose „high‟ definition is 2.50V. The truth table of fig4 is shown in table1. From
Table1, it can be seen that it is only during conditions 5 and 7 the differential scheme will operate; and these are conditions
when there are “real faults”. Conditions 6 and 8 suggest unreal fault conditions. It is very clear that condition 6 indicates
magnetizing inrush current since there was restraining voltage. Condition 8 suggests that there were both magnetizing inrush
current and emergence of zero sequence component of current. This new model discriminates correctly since there were no
operations in these conditions. The minimum voltage to ensure stability of the new scheme is shown in table2 based on 72%
voltage restraint.
Table2. Minimum voltage for stability at 72% voltage restraint.
Primary Voltage (KV) Minimum for stability (KV)
11 7.92
33 23.76
132 95.04
330 237.6
These minimum stability voltages can still be adjusted at the desecrations of the protection engineer.
V. TESTS AND SIMULATIONS
Various modules of the new protection relay, including the processor at various differential conditions, were
simulated and the results are shown below:
25
5. A Model of A Differential Protection Relay
(1). Thecurrent-to-Voltage Converter:
The function of this device is to convert the input current, from the current transformer, to voltage which is then
applied to the processor. The output of this device, when R11/ 21 were varied, is shown in fig5.
Effects of varing R11/21 in current-to-voltage converter
5.6
5.4
5.2
resistance[ohms]
5
4.8
4.6
4.4
4.2
4
4 4.5 5 5.5
voltage
Fig5: Effect of varying R11 / R21 in the current-to-voltage converter
(2). The Processor:
The performance of the processor was simulated at various differential current conditions. The results are shown in
fig.6 (a to f). For differential Current of O.1 Amp, that is, one source was supplying 1 Amp. while the other was supplying
1.1 Amps. The output voltage was 10.0V as can be seen in Fig6 (a). At the differential currents of 0.05A and 0.02A; the
output voltages were 5.0V and 2.0 V respectively. These are displayed as Fig.6 (b) and (c) respectively. Fig.6(d) displays the
output at the differential current of 0.01 Amp. The output at the differential current of 0.0, that is, no differential current, is
zero as can be seen very clearly in fig.6(e). Fig. 6(d) shows the
(a) (b)
(c) (d)
26
6. A Model of A Differential Protection Relay
(e) (f)
Fig. 6.The responses at various differential current values.
(a) output at differential current of 0.1A
(b) output at differential current of 0.05A
(c) output at differential current of 0.02A
(d) output at differential current of 0.01A
(e) output at differential current of 0A
(f) complimentary outputs of the processor
complimentary outputs of the processor at the differential current of 0.1A. . These outputs show that the response of the new
differential relay is very reliable. The response time was 10mSeconds (one twentieth of a power cycle of 50Hz). Fig.7 shows
the characteristic of the model.
Fig7: The characteristic of the model
VI. CONCLUSION
The modelled new differential protection relay is presented. The model introduces new method of dealing with the
instability problem caused by switching in-rush current usually associated with transformers. A stability logic is modelled to
ensure that the relay 0perates only on real faults. The use of variable resistors at the current-to- voltage converter provides
27
7. A Model of A Differential Protection Relay
remedy for mismatch in input current transformers. The results of the tests and simulations show that the designed model
can work.
REFERENCES
[1]. Mason CR. “The art and science of protective relays”. John Willy and sons inc.1956.
[2]. Andrichak J G, Cardinas J. “Bus differential protection”. 22nd Western Protective relay Conference, Spoken
Washington 24th Oct. 1995
[3]. Horowitz SH, Phadke AG. “Power System relaying”. Research studies press LTD 1995.
[4]. BBC. “BBC protects your high voltage plants”. BBC Brown Boveri coy Baden.
[5]. Electricity Council.” Power system protection”. Peter Peregrinus LTD London 1981.
[6]. Ezechukwu OA. :Solid state phase comparator for power system protection”. NIEEE ICEPT Proc. Oct. 2007
[7]. GEC-“Protective relay application guide”. GEC measurements PLC London 1987.
[8]. MELCO. “Bus protection relay system maintainance/operating manual”SE103B,Mitsubishi Elect. Coy 1978
[9]. Ram B, Vishwakarma DN.” Power system protection and switchgear”. Tata Mc grawHill new Delhi 1995.
[10]. Rushton J. “The fundamental characteristics of pilot wire differential system”. PNC 1961 vol 1084
[11]. Siemens coy. “Transformer differential protective relay system” operating/maintenance instruction MWBR T22-
10/10
The Author
Dr Oseloka Augustus Ezechukwu is a senior lecturer at Nnamdi Azikiwe University, Awka.
He obtained his BEng. (with 1st class hon,),MEng.(Distinction) and PhD in power systems Engineering from Nnamdi
Azikiwe University. He has had many years of industrial experience in electric power supply industry. He is married with
children.
28