SlideShare a Scribd company logo
PROGRAMEXECUTIONIN CENTRALPROCESSINGUNIT
NAME – VARUN BHARGAVA
ROLL NO- I222
CENTRAL PROCESSING UNIT
A CENTRAL PROCESSING UNIT (CPU), ALSO CALLED A CENTRAL PROCESSOR, MAIN
PROCESSOR OR JUST PROCESSOR, IS THE ELECTRONIC CIRCUITRY THAT
EXECUTES INSTRUCTIONS COMPRISING A COMPUTER PROGRAM. THE CPU PERFORMS
BASIC ARITHMETIC, LOGIC, CONTROLLING, AND INPUT/OUTPUT (I/O) OPERATIONS
SPECIFIED BY THE INSTRUCTIONS IN THE PROGRAM.
ARITHMETIC LOGIC UNIT -
THE ARITHMETIC AND LOGIC UNIT CONTAINS ELECTRONIC CIRCUITRY THAT EXECUTES ALL
ARITHMETIC AND LOGIC OPERATIONS THAT CONTROL UNIT ASKS, SO AS TO EXECUTE SET OF
INSTRUCTIONS OR PROGRAM.
CONTROL UNIT -
• THE CONTROL UNIT OF THE CPU USES ELECTRICAL SIGNALS TO DIRECT THE ENTIRE COMPUTER
SYSTEM TO CARRY OUT, OR EXECUTE, STORED PROGRAM INSTRUCTIONS.
• THE CONTROL UNIT MUST COMMUNICATE WITH BOTH THE ARITHMETIC/LOGIC UNIT AND
MEMORY.
• HELPS IN FETCHING INPUT, DIRECTS SYSTEM TO EXECUTE PARTICULAR INSTRUCTION AT A
PARTICULAR TIME AND GENERATE OUTPUT FOR A PROGRAM
REGISTERS
REGISTERS ARE A TYPE OF COMPUTER MEMORY USED TO QUICKLY ACCEPT, STORE, AND TRANSFER
DATA AND INSTRUCTIONS THAT ARE BEING USED IMMEDIATELY BY THE CPU. ... A PROCESSOR
REGISTER MAY HOLD AN INSTRUCTION, A STORAGE ADDRESS, OR ANY DATA (SUCH AS BIT SEQUENCE
OR INDIVIDUAL CHARACTERS). THERE ARE IN TOTAL 14 REGISTERS, OUT OF WHICH 6 ARE GENERAL
PURPOSE REGISTERS.
• GENERAL PURPOSE REGISTERS :
• A GENERAL PURPOSE REGISTER IS A MEMORY CELL.
• EACH GENERAL PURPOSE REGISTER HAS A UNIQUE NAME
• IT IS USED TO STORE INTERMEDIATE RESULT OF COMPLEX COMPUTATION
• THE 8085 HAS SIX GENERAL-PURPOSE REGISTERS TO STORE 8-BIT DATA; THESE ARE
IDENTIFIED AS- B, C, D, E, H, AND L. THESE CAN BE COMBINED AS REGISTER PAIRS – BC,
DE, AND HL, TO PERFORM SOME 16-BIT OPERATION.
ACCUMULATOR
• THIS REGISTER IS USED FOR STORING THE RESULTS THOSE ARE PRODUCED BY THE
SYSTEM FOR SHORT TIME.
• ACCUMULATOR IS AN 8-BIT REGISTER (CAN STORE 8-BIT DATA) THAT IS THE PART OF
THE ARITHMETIC AND LOGICAL UNIT (ALU).
• ACCUMULATOR IS ALSO DEFINED AS REGISTER A.
INSTRUCTION REGISTER
• INSTRUCTION REGISTER CONTAINS THE CURRENT INSTRUCTION BEING EXECUTED BY THE
CPU.
• THE CPU WILL PERFORM THE OPERATION INDICATED BY THE INSTRUCTION CODE
CONTAINED IN THE INSTRUCTION REGISTER.
• IT CONTAINS THE INSTRUCTION MOST RECENTLY FETCHED OR EXECUTED.
MEMORY ADDRESS REGISTER
• THIS REGISTER HOLDS THE MEMORY ADDRESSES OF DATA AND INSTRUCTIONS.
• THIS REGISTER IS USED TO ACCESS DATA AND INSTRUCTIONS FROM MEMORY DURING THE
EXECUTION OF AN INSTRUCTION.
• CONTENTS OF MAR IS DIRECTLY CONNECTED TO THE ADDRESS BUS.
MEMORY BUFFER REGISTER
• IT IS THE REGISTER THAT CONTAINS THE DATA TO BE STORED IN THE COMPUTER STORAGE OR
DATA AFTER A FETCH FROM THE COMPUTER STORAGE.
• IT ACTS LIKE A BUFFER AND HOLDS ANYTHING THAT IS COPIED FROM THE MEMORY READY FOR
THE PROCESSOR TO USE IT.
• CONTENTS OF MBR ARE DIRECTLY CONNECTED TO THE DATA BUS.
• ALSO KNOWN AS MEMORY DATA REGISTER.
PROGRAM COUNTER
• THIS REGISTER CONTAINS THE ADDRESS OF THE NEXT INSTRUCTION
• THE VALUE IN THE PROGRAM COUNTER WILL BE INCREASED AFTER THE CENTRAL PROCESSING
UNIT FINISHES EXECUTING ONE INSTRUCTION.
• A BRANCH OR SKIP INSTRUCTION WILL ALSO MODIFY THE CONTENT OF THE PC.
Memory Buffer Register Memory Address
Register
PROGRAM EXECUTION IN CENTRAL PROCESSING UNIT
PROGRAM - IN COMPUTING, A PROGRAM IS A SPECIFIC SET OF ORDERED OPERATIONS
FOR A COMPUTER TO PERFORM. IN THE MODERN COMPUTER THAT JOHN VON NEUMANN
OUTLINED IN 1945, THE PROGRAM CONTAINS A ONE-AT-A-TIME SEQUENCE OF
INSTRUCTIONS THAT THE COMPUTER FOLLOWS. TYPICALLY, THE PROGRAM IS PUT INTO
A STORAGE AREA ACCESSIBLE TO THE COMPUTER.
INSTRUCTION EXECUTION WITHIN A PROGRAM
• FETCH THE INSTRUCTION
• DECODE THE INSTRUCTION
• EXECUTE THE INSTRUCTION
• STORE THE INSTRUCTION
Control Unit, ALU & Registers play an important role in Program Execution
FETCH
1. LOAD THE ADDRESS OF NEXT INSTRUCTION IN THE PC AND OF CURRENT INSTRUCTION THE MAR.
– SO THAT THE CONTROL UNIT CAN DIRECTLY FETCH THE INSTRUCTION FROM THE RIGHT PART OF THE
MEMORY.
2. COPY THE INSTRUCTION/DATA THAT IS IN THE MEMORY ADDRESS GIVEN BY THE MAR INTO THE MBR
– MBR IS USED WHENEVER ANYTHING IS TO GO FROM THE CPU TO MAIN MEMORY, OR VICE VERSA.
3. INCREMENT THE PC BY 1.
– SO THAT IT CONTAINS THE ADDRESS OF THE NEXT INSTRUCTION, ASSUMING THAT THE INSTRUCTIONS
ARE IN CONSECUTIVE LOCATIONS.
4. LOAD THE INSTRUCTION/DATA THAT IS NOW IN THE MBR INTO THE IR.
– THUS THE NEXT INSTRUCTION IS COPIED FROM MEMORY -> MBR -> IR.
DECODE
1. CONTENTS OF IR SPLIT INTO OPERATION CODE AND ADDRESS IF PRESENT E.G. STORE,
ADD OR JUMP INSTRUCTIONS.
2. DECODE THE INSTRUCTION THAT IS IN THE INSTRUCTION REGISTERS.
EXECUTE
IF THE INSTRUCTION IS AN INPUT / LOAD (DIRECTLY) INSTRUCTION THEN
TAKE DATA INPUT AND PLACE IN ACCUMULATOR.
• IF THE INSTRUCTION IS A LOAD (FROM MEMORY) INSTRUCTION.
– COPY ADDRESS PART OF THE INSTRUCTION (TO LOAD FROM) IN THE IR INTO MAR.
– COPY DATA FROM MEMORY ADDRESS HELD IN MAR TO MEMORY BUFFER
– COPY DATA IN MEMORY BUFFER REGISTER INTO ACCUMULATOR
• IF THE INSTRUCTION IS AN ADD INSTRUCTION THEN:
– COPY ADDRESS PART OF THE INSTRUCTION (OF NUMBER TO ADD) IN THE IR INTO MAR.
– COPY NUMBER FROM MEMORY ADDRESS HELD IN MAR INTO MDR.
– ADD NUMBER IN MDR TO NUMBER IN ACCUMULATOR (ACCUMULATOR WILL
NOW HOLD THE RESULT).
STORE THE OUTPUT
• RESULT OF CALCULATIONS IN CENTRAL PROCESSING UNIT STORED IN MAIN
MEMORY OR SENT TO OUTPUT DEVICES.
• PROGRAM COUNTER COULD BE UPDATED TO A NEW ADDRESS BY INCREMENTING.
Computer Architecture - Program Execution
Computer Architecture - Program Execution
Computer Architecture - Program Execution

More Related Content

What's hot

10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristics
dilip kumar
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Frankie Jones
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5Umang Gupta
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle pptsheetal singh
 
Floating point arithmetic operations (1)
Floating point arithmetic operations (1)Floating point arithmetic operations (1)
Floating point arithmetic operations (1)
cs19club
 
Computer Organization - Programming the basic computer : Machine Language, As...
Computer Organization - Programming the basic computer : Machine Language, As...Computer Organization - Programming the basic computer : Machine Language, As...
Computer Organization - Programming the basic computer : Machine Language, As...
Maitri Thakkar
 
Floating point representation
Floating point representationFloating point representation
Floating point representation
missstevenson01
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
Mukta Garg
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
karthiga selvaraju
 
Instruction format
Instruction formatInstruction format
Instruction format
Sanjeev Patel
 
Compilers
CompilersCompilers
Compilers
Bense Tony
 
Switch case in C++
Switch case in C++Switch case in C++
Switch case in C++
Barani Govindarajan
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
PreethiSureshkumar1
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
Kamal Acharya
 
10. Recursion
10. Recursion10. Recursion
10. Recursion
Intro C# Book
 
Chapter 1-Microprocessors, Microcomputers, and Assembly Language
Chapter 1-Microprocessors, Microcomputers, and Assembly LanguageChapter 1-Microprocessors, Microcomputers, and Assembly Language
Chapter 1-Microprocessors, Microcomputers, and Assembly Language
cmkandemir
 
Lecture 01 introduction to compiler
Lecture 01 introduction to compilerLecture 01 introduction to compiler
Lecture 01 introduction to compiler
Iffat Anjum
 
DATA REPRESENTATION
DATA  REPRESENTATIONDATA  REPRESENTATION
DATA REPRESENTATION
Dr. Ajay Kumar Singh
 

What's hot (20)

10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristics
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
 
Floating point arithmetic operations (1)
Floating point arithmetic operations (1)Floating point arithmetic operations (1)
Floating point arithmetic operations (1)
 
Computer Organization - Programming the basic computer : Machine Language, As...
Computer Organization - Programming the basic computer : Machine Language, As...Computer Organization - Programming the basic computer : Machine Language, As...
Computer Organization - Programming the basic computer : Machine Language, As...
 
Floating point representation
Floating point representationFloating point representation
Floating point representation
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Instruction format
Instruction formatInstruction format
Instruction format
 
Instruction code
Instruction codeInstruction code
Instruction code
 
Compilers
CompilersCompilers
Compilers
 
Switch case in C++
Switch case in C++Switch case in C++
Switch case in C++
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
10. Recursion
10. Recursion10. Recursion
10. Recursion
 
Chapter 1-Microprocessors, Microcomputers, and Assembly Language
Chapter 1-Microprocessors, Microcomputers, and Assembly LanguageChapter 1-Microprocessors, Microcomputers, and Assembly Language
Chapter 1-Microprocessors, Microcomputers, and Assembly Language
 
Lecture 01 introduction to compiler
Lecture 01 introduction to compilerLecture 01 introduction to compiler
Lecture 01 introduction to compiler
 
DATA REPRESENTATION
DATA  REPRESENTATIONDATA  REPRESENTATION
DATA REPRESENTATION
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 

Similar to Computer Architecture - Program Execution

Computer Organization and Architechuture basics
Computer Organization and Architechuture basicsComputer Organization and Architechuture basics
Computer Organization and Architechuture basics
Lucky Sithole
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
Subhasis Dash
 
CAO.pptx
CAO.pptxCAO.pptx
CAO.pptx
FarhanaMariyam1
 
Fetch decode-execute presentation
Fetch decode-execute presentationFetch decode-execute presentation
Fetch decode-execute presentationchantellemallia
 
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
SOLOMONCHINAEMEUCHEA
 
Computer organisation and architecture updated unit 2 COA ppt.pptx
Computer organisation and architecture updated unit 2 COA ppt.pptxComputer organisation and architecture updated unit 2 COA ppt.pptx
Computer organisation and architecture updated unit 2 COA ppt.pptx
MalligaarjunanN
 
Central processing unit i
Central processing unit iCentral processing unit i
Central processing unit i
JyotiprakashMishra18
 
Chapter 8
Chapter 8Chapter 8
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
jbri1395
 
20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notesRavali Sunki
 
micro-1-intro.pptx
micro-1-intro.pptxmicro-1-intro.pptx
micro-1-intro.pptx
GedrichHombre1
 
Computer organisation Module 1.ppt
Computer organisation Module 1.pptComputer organisation Module 1.ppt
Computer organisation Module 1.ppt
SoulReaper21
 
Co module 1 2019 20-converted
Co module 1 2019 20-convertedCo module 1 2019 20-converted
Co module 1 2019 20-converted
ramamani keshava
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
Anjaan Gajendra
 
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
SOLOMONCHINAEMEUCHEA
 

Similar to Computer Architecture - Program Execution (20)

Computer Organization and Architechuture basics
Computer Organization and Architechuture basicsComputer Organization and Architechuture basics
Computer Organization and Architechuture basics
 
Cpu & its execution of instruction
Cpu & its execution of instructionCpu & its execution of instruction
Cpu & its execution of instruction
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
 
Cpu & its execution of instruction
Cpu & its execution of instructionCpu & its execution of instruction
Cpu & its execution of instruction
 
CAO.pptx
CAO.pptxCAO.pptx
CAO.pptx
 
Cpu execution
Cpu executionCpu execution
Cpu execution
 
Fetch decode-execute presentation
Fetch decode-execute presentationFetch decode-execute presentation
Fetch decode-execute presentation
 
Cpu and its execution statements
Cpu and its execution statementsCpu and its execution statements
Cpu and its execution statements
 
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
 
Computer organisation and architecture updated unit 2 COA ppt.pptx
Computer organisation and architecture updated unit 2 COA ppt.pptxComputer organisation and architecture updated unit 2 COA ppt.pptx
Computer organisation and architecture updated unit 2 COA ppt.pptx
 
Central processing unit i
Central processing unit iCentral processing unit i
Central processing unit i
 
Chapter 8
Chapter 8Chapter 8
Chapter 8
 
CPU and its execution of instruction
CPU and its execution of instructionCPU and its execution of instruction
CPU and its execution of instruction
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
 
20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes
 
micro-1-intro.pptx
micro-1-intro.pptxmicro-1-intro.pptx
micro-1-intro.pptx
 
Computer organisation Module 1.ppt
Computer organisation Module 1.pptComputer organisation Module 1.ppt
Computer organisation Module 1.ppt
 
Co module 1 2019 20-converted
Co module 1 2019 20-convertedCo module 1 2019 20-converted
Co module 1 2019 20-converted
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
 
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS3:005
 

Recently uploaded

road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
Basic Industrial Engineering terms for apparel
Basic Industrial Engineering terms for apparelBasic Industrial Engineering terms for apparel
Basic Industrial Engineering terms for apparel
top1002
 
Building Electrical System Design & Installation
Building Electrical System Design & InstallationBuilding Electrical System Design & Installation
Building Electrical System Design & Installation
symbo111
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
The Role of Electrical and Electronics Engineers in IOT Technology.pdf
The Role of Electrical and Electronics Engineers in IOT Technology.pdfThe Role of Electrical and Electronics Engineers in IOT Technology.pdf
The Role of Electrical and Electronics Engineers in IOT Technology.pdf
Nettur Technical Training Foundation
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
Kerry Sado
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
WENKENLI1
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
Fundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptxFundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptx
manasideore6
 
Investor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptxInvestor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptx
AmarGB2
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
zwunae
 
Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
Kamal Acharya
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERSCW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
veerababupersonal22
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 

Recently uploaded (20)

road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
Basic Industrial Engineering terms for apparel
Basic Industrial Engineering terms for apparelBasic Industrial Engineering terms for apparel
Basic Industrial Engineering terms for apparel
 
Building Electrical System Design & Installation
Building Electrical System Design & InstallationBuilding Electrical System Design & Installation
Building Electrical System Design & Installation
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
The Role of Electrical and Electronics Engineers in IOT Technology.pdf
The Role of Electrical and Electronics Engineers in IOT Technology.pdfThe Role of Electrical and Electronics Engineers in IOT Technology.pdf
The Role of Electrical and Electronics Engineers in IOT Technology.pdf
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
Fundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptxFundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptx
 
Investor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptxInvestor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptx
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
 
Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERSCW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 

Computer Architecture - Program Execution

  • 2. CENTRAL PROCESSING UNIT A CENTRAL PROCESSING UNIT (CPU), ALSO CALLED A CENTRAL PROCESSOR, MAIN PROCESSOR OR JUST PROCESSOR, IS THE ELECTRONIC CIRCUITRY THAT EXECUTES INSTRUCTIONS COMPRISING A COMPUTER PROGRAM. THE CPU PERFORMS BASIC ARITHMETIC, LOGIC, CONTROLLING, AND INPUT/OUTPUT (I/O) OPERATIONS SPECIFIED BY THE INSTRUCTIONS IN THE PROGRAM.
  • 3. ARITHMETIC LOGIC UNIT - THE ARITHMETIC AND LOGIC UNIT CONTAINS ELECTRONIC CIRCUITRY THAT EXECUTES ALL ARITHMETIC AND LOGIC OPERATIONS THAT CONTROL UNIT ASKS, SO AS TO EXECUTE SET OF INSTRUCTIONS OR PROGRAM. CONTROL UNIT - • THE CONTROL UNIT OF THE CPU USES ELECTRICAL SIGNALS TO DIRECT THE ENTIRE COMPUTER SYSTEM TO CARRY OUT, OR EXECUTE, STORED PROGRAM INSTRUCTIONS. • THE CONTROL UNIT MUST COMMUNICATE WITH BOTH THE ARITHMETIC/LOGIC UNIT AND MEMORY. • HELPS IN FETCHING INPUT, DIRECTS SYSTEM TO EXECUTE PARTICULAR INSTRUCTION AT A PARTICULAR TIME AND GENERATE OUTPUT FOR A PROGRAM
  • 4. REGISTERS REGISTERS ARE A TYPE OF COMPUTER MEMORY USED TO QUICKLY ACCEPT, STORE, AND TRANSFER DATA AND INSTRUCTIONS THAT ARE BEING USED IMMEDIATELY BY THE CPU. ... A PROCESSOR REGISTER MAY HOLD AN INSTRUCTION, A STORAGE ADDRESS, OR ANY DATA (SUCH AS BIT SEQUENCE OR INDIVIDUAL CHARACTERS). THERE ARE IN TOTAL 14 REGISTERS, OUT OF WHICH 6 ARE GENERAL PURPOSE REGISTERS.
  • 5. • GENERAL PURPOSE REGISTERS : • A GENERAL PURPOSE REGISTER IS A MEMORY CELL. • EACH GENERAL PURPOSE REGISTER HAS A UNIQUE NAME • IT IS USED TO STORE INTERMEDIATE RESULT OF COMPLEX COMPUTATION • THE 8085 HAS SIX GENERAL-PURPOSE REGISTERS TO STORE 8-BIT DATA; THESE ARE IDENTIFIED AS- B, C, D, E, H, AND L. THESE CAN BE COMBINED AS REGISTER PAIRS – BC, DE, AND HL, TO PERFORM SOME 16-BIT OPERATION. ACCUMULATOR • THIS REGISTER IS USED FOR STORING THE RESULTS THOSE ARE PRODUCED BY THE SYSTEM FOR SHORT TIME. • ACCUMULATOR IS AN 8-BIT REGISTER (CAN STORE 8-BIT DATA) THAT IS THE PART OF THE ARITHMETIC AND LOGICAL UNIT (ALU). • ACCUMULATOR IS ALSO DEFINED AS REGISTER A.
  • 6. INSTRUCTION REGISTER • INSTRUCTION REGISTER CONTAINS THE CURRENT INSTRUCTION BEING EXECUTED BY THE CPU. • THE CPU WILL PERFORM THE OPERATION INDICATED BY THE INSTRUCTION CODE CONTAINED IN THE INSTRUCTION REGISTER. • IT CONTAINS THE INSTRUCTION MOST RECENTLY FETCHED OR EXECUTED. MEMORY ADDRESS REGISTER • THIS REGISTER HOLDS THE MEMORY ADDRESSES OF DATA AND INSTRUCTIONS. • THIS REGISTER IS USED TO ACCESS DATA AND INSTRUCTIONS FROM MEMORY DURING THE EXECUTION OF AN INSTRUCTION. • CONTENTS OF MAR IS DIRECTLY CONNECTED TO THE ADDRESS BUS.
  • 7. MEMORY BUFFER REGISTER • IT IS THE REGISTER THAT CONTAINS THE DATA TO BE STORED IN THE COMPUTER STORAGE OR DATA AFTER A FETCH FROM THE COMPUTER STORAGE. • IT ACTS LIKE A BUFFER AND HOLDS ANYTHING THAT IS COPIED FROM THE MEMORY READY FOR THE PROCESSOR TO USE IT. • CONTENTS OF MBR ARE DIRECTLY CONNECTED TO THE DATA BUS. • ALSO KNOWN AS MEMORY DATA REGISTER. PROGRAM COUNTER • THIS REGISTER CONTAINS THE ADDRESS OF THE NEXT INSTRUCTION • THE VALUE IN THE PROGRAM COUNTER WILL BE INCREASED AFTER THE CENTRAL PROCESSING UNIT FINISHES EXECUTING ONE INSTRUCTION. • A BRANCH OR SKIP INSTRUCTION WILL ALSO MODIFY THE CONTENT OF THE PC.
  • 8. Memory Buffer Register Memory Address Register
  • 9. PROGRAM EXECUTION IN CENTRAL PROCESSING UNIT PROGRAM - IN COMPUTING, A PROGRAM IS A SPECIFIC SET OF ORDERED OPERATIONS FOR A COMPUTER TO PERFORM. IN THE MODERN COMPUTER THAT JOHN VON NEUMANN OUTLINED IN 1945, THE PROGRAM CONTAINS A ONE-AT-A-TIME SEQUENCE OF INSTRUCTIONS THAT THE COMPUTER FOLLOWS. TYPICALLY, THE PROGRAM IS PUT INTO A STORAGE AREA ACCESSIBLE TO THE COMPUTER.
  • 10. INSTRUCTION EXECUTION WITHIN A PROGRAM • FETCH THE INSTRUCTION • DECODE THE INSTRUCTION • EXECUTE THE INSTRUCTION • STORE THE INSTRUCTION Control Unit, ALU & Registers play an important role in Program Execution
  • 11. FETCH 1. LOAD THE ADDRESS OF NEXT INSTRUCTION IN THE PC AND OF CURRENT INSTRUCTION THE MAR. – SO THAT THE CONTROL UNIT CAN DIRECTLY FETCH THE INSTRUCTION FROM THE RIGHT PART OF THE MEMORY. 2. COPY THE INSTRUCTION/DATA THAT IS IN THE MEMORY ADDRESS GIVEN BY THE MAR INTO THE MBR – MBR IS USED WHENEVER ANYTHING IS TO GO FROM THE CPU TO MAIN MEMORY, OR VICE VERSA. 3. INCREMENT THE PC BY 1. – SO THAT IT CONTAINS THE ADDRESS OF THE NEXT INSTRUCTION, ASSUMING THAT THE INSTRUCTIONS ARE IN CONSECUTIVE LOCATIONS. 4. LOAD THE INSTRUCTION/DATA THAT IS NOW IN THE MBR INTO THE IR. – THUS THE NEXT INSTRUCTION IS COPIED FROM MEMORY -> MBR -> IR.
  • 12. DECODE 1. CONTENTS OF IR SPLIT INTO OPERATION CODE AND ADDRESS IF PRESENT E.G. STORE, ADD OR JUMP INSTRUCTIONS. 2. DECODE THE INSTRUCTION THAT IS IN THE INSTRUCTION REGISTERS.
  • 13. EXECUTE IF THE INSTRUCTION IS AN INPUT / LOAD (DIRECTLY) INSTRUCTION THEN TAKE DATA INPUT AND PLACE IN ACCUMULATOR. • IF THE INSTRUCTION IS A LOAD (FROM MEMORY) INSTRUCTION. – COPY ADDRESS PART OF THE INSTRUCTION (TO LOAD FROM) IN THE IR INTO MAR. – COPY DATA FROM MEMORY ADDRESS HELD IN MAR TO MEMORY BUFFER – COPY DATA IN MEMORY BUFFER REGISTER INTO ACCUMULATOR • IF THE INSTRUCTION IS AN ADD INSTRUCTION THEN: – COPY ADDRESS PART OF THE INSTRUCTION (OF NUMBER TO ADD) IN THE IR INTO MAR. – COPY NUMBER FROM MEMORY ADDRESS HELD IN MAR INTO MDR. – ADD NUMBER IN MDR TO NUMBER IN ACCUMULATOR (ACCUMULATOR WILL NOW HOLD THE RESULT).
  • 14. STORE THE OUTPUT • RESULT OF CALCULATIONS IN CENTRAL PROCESSING UNIT STORED IN MAIN MEMORY OR SENT TO OUTPUT DEVICES. • PROGRAM COUNTER COULD BE UPDATED TO A NEW ADDRESS BY INCREMENTING.