SlideShare a Scribd company logo
MICROPROCESS
OR SYSTEMS
EE
introduction
• This is the heart of the
computer system or a
server or laptop.
• It is a small computation
unit that is fabricated on
a single chip.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
Transistors
registers
diodes
home
01 What is microprocessor
How does it work
04 How does a microprocessor
work?
diagram
02 Block diagram of microprocessor
table of contents
Terminologies Used
03 Other definitions of terms
diagram Terminologies used How does it work? others
HOME
home
What is Microprocessor?
01
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
• The microprocessor is the clock-driven digital
integrated circuit that is built up by using VLSI
technology and
• this reduces the overall cost and power of the
processor.
• Very Large Scale Integration (VLSI) - This design and
manufacturing technology greatly increased the circuit
density of microprocessor, memory, and support chips,
those that serve to interface microprocessors with input-
output devices.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
• It accepts the input in binary form, processes them as
per the instruction stored in the memory, and performs
the arithmetic logic and sequential digital logic
operations
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
• It is a kind of integrated circuit (IC) unit which combines
all the basic functions of a central processing unit
(CPU) of the computer.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
block diagram of
microprocessor
B
02
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
BLOCK
DIAGRAM
• BASic building block of this processor are the
• ALU
• Register Array
• Main Control Processing Unit
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
Arithmetic Logical Unit
-is to perform
mathematical and
logical operations
based on the data
fetched from the input
units or the memory
device.
ALU
Register
Array
-a combination of
register and
accumulator
Functions
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
Control Unit
-handles the overall
processing and
flow of data in
the computer.
<
Terminologies Used
BUS
This processor
consists of three
types of buses
Databus.
address bus
-the unidirectional
bus that carries the
address of the input or
output port from the CPU
towards the memory or
I/O port
control bus
-carries the clock
signal, interrupt signal
and ready signal and
these are bidirectional
and denote the state
of the process.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
-is bidirectional
-carries to and from
the memory.
It is a combination of
conductors proposed for
the transmission of data
containing address and
control information to
various elements in it.
-It is a set of commands given
by this processor
-as an interface between the
software and the hardware part
of this processor.
Instruction Set:
OR
operation between register
A and register B for
processing some input data
unit.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
-some bits in the internal
data bus that a processor
can process at an instance
of time.
 example
 the 16-bit processor
will have a 16- bit
data bus, 16- a bit
register and will
perform 16- bit
processing at an
instance of time.
Word length:
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
-a kind of RAM that is
fabricated in the
processor.
The cache memory stores
the instruction set which is
used more frequently to
perform the repetitive kind
of tasks.
Cache memory:
-called the CPU memory
and is used to access
data from the memory
more quickly than the
other memory unit
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
-To control the rate at
which the processor
executes the
instructions
 evaluated in hertz,
megahertz (MHz), or
gigahertz (GHz).
Clock Speed:
synchronizes all the
components used in the
processor
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
It decodes the instruction received
from the instruction register and
converts them into the machine
language and then sends them to
the ALU unit for processing.
Instruction
Register:
It holds the value of the instruction to be
executed
Instruction
Decoder:
Instruction Register/Decoder
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
It holds the intermediate value for
the program output during the
processing and then compares it
with the test register before
generating the final output.
Arithmetic Logical
Unit
 ALU: It performs all the logical,
mathematical, register, and memory
operations.
Register:
ALU and Register
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
Runs the set of machine instructions
that tells the processor whose
functions it needs to perform
Assembly language
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
● By using arithmetic or logic units,
● ROM
● programmed with the pre-set bytes and the address bus directs the ROM
chip which byte to take and place on the data bus for further process.
● also known as BIOS (basic input/output system) and when the PC boots, it
will start up with the configuration saved in the BIOS memory.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
● RAM
● random access memory
● it can read or write the bytes depending on
the instruction set.
● The RAM chip forgets whatever is stored
on it once the computer power goes off.
● the temporary storage memory.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
 The address bus (8-bit, 16- bit
or 32-bit) will send an address
to the memory. Similarly, the
data bus function is to send or
receive the data from the
memory.
 The read and write lines play
an important role in informing
the memory whether it will set
or get the address location.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
 The clock line
 set the clock pulse of the
processor and the reset line
will reset the execution of the
program by setting the counter
to zero.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
 The ALU performs the logical
operation and the test register
will hold the output value for the
internal comparisons.
 The tri-state buffer which
permits the various outputs to
connect to one line but only
allows one of them to pass on 1
or 0 onto the line.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
 The instruction decoder as per
the clock cycle activates the
required buffer and thus latches
the instruction into the register.
 The instruction decoder then
decodes the output of the
operation performed by the ALU
and fetches it with the
comparison register.
BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK
HOME
● An assembler is used to
translate these patterns
and the output is stored in
the memory for the
processor to execute the
program.

More Related Content

Similar to micro-1-intro.pptx

Module -4_microprocessor (1).pptx
Module -4_microprocessor (1).pptxModule -4_microprocessor (1).pptx
Module -4_microprocessor (1).pptx
DrVaibhavMeshram
 
Introduction to intel galileo board gen2
Introduction to intel galileo board gen2Introduction to intel galileo board gen2
Introduction to intel galileo board gen2
Harshit Srivastava
 
20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes
Ravali Sunki
 
Microcontroller presentation
Microcontroller presentationMicrocontroller presentation
Microcontroller presentation
xavierpaulino
 
Computer Organization and Architechuture basics
Computer Organization and Architechuture basicsComputer Organization and Architechuture basics
Computer Organization and Architechuture basics
Lucky Sithole
 
UNIT 2 8086 System Bus Structure.pptx
UNIT 2 8086 System Bus Structure.pptxUNIT 2 8086 System Bus Structure.pptx
UNIT 2 8086 System Bus Structure.pptx
Gowrishankar C
 
Microprocessor fundamentals
Microprocessor fundamentalsMicroprocessor fundamentals
Microprocessor fundamentals
JLoknathDora
 
Chap 3 CA.pptx
Chap 3 CA.pptxChap 3 CA.pptx
Chap 3 CA.pptx
SahalAhmed4
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
ankitnav1
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
ankitnav1
 
SUDHARSAN.V.pptx
SUDHARSAN.V.pptxSUDHARSAN.V.pptx
SUDHARSAN.V.pptx
MalligaarjunanN
 
introduction of microprocessor
introduction of microprocessorintroduction of microprocessor
introduction of microprocessor
Reetika Singh
 
CAO.pptx
CAO.pptxCAO.pptx
CAO.pptx
FarhanaMariyam1
 
Unit 2 - Microprocessor & Microcontroller.pptx
Unit 2 -  Microprocessor & Microcontroller.pptxUnit 2 -  Microprocessor & Microcontroller.pptx
Unit 2 - Microprocessor & Microcontroller.pptx
Charunnath S V
 
I. Introduction to Microprocessor System.ppt
I. Introduction to Microprocessor System.pptI. Introduction to Microprocessor System.ppt
I. Introduction to Microprocessor System.ppt
HAriesOa1
 
introduction to embedded systems part 1
introduction to embedded systems part 1introduction to embedded systems part 1
introduction to embedded systems part 1
Hatem Abd El-Salam
 
Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2
parthivrathodlits
 
itworkshhjjsjsjsjjsjsjajjajajajjsjsjahop (2).pptx
itworkshhjjsjsjsjjsjsjajjajajajjsjsjahop (2).pptxitworkshhjjsjsjsjjsjsjajjajajajjsjsjahop (2).pptx
itworkshhjjsjsjsjjsjsjajjajajajjsjsjahop (2).pptx
karthiknarra1906
 
introduction to microprocessors
introduction to microprocessorsintroduction to microprocessors
introduction to microprocessors
sudheerkethamreddy
 
computer devices and memory unit 2 notes.pdf
computer devices and memory unit 2 notes.pdfcomputer devices and memory unit 2 notes.pdf
computer devices and memory unit 2 notes.pdf
shubhangisonawane6
 

Similar to micro-1-intro.pptx (20)

Module -4_microprocessor (1).pptx
Module -4_microprocessor (1).pptxModule -4_microprocessor (1).pptx
Module -4_microprocessor (1).pptx
 
Introduction to intel galileo board gen2
Introduction to intel galileo board gen2Introduction to intel galileo board gen2
Introduction to intel galileo board gen2
 
20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes
 
Microcontroller presentation
Microcontroller presentationMicrocontroller presentation
Microcontroller presentation
 
Computer Organization and Architechuture basics
Computer Organization and Architechuture basicsComputer Organization and Architechuture basics
Computer Organization and Architechuture basics
 
UNIT 2 8086 System Bus Structure.pptx
UNIT 2 8086 System Bus Structure.pptxUNIT 2 8086 System Bus Structure.pptx
UNIT 2 8086 System Bus Structure.pptx
 
Microprocessor fundamentals
Microprocessor fundamentalsMicroprocessor fundamentals
Microprocessor fundamentals
 
Chap 3 CA.pptx
Chap 3 CA.pptxChap 3 CA.pptx
Chap 3 CA.pptx
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
SUDHARSAN.V.pptx
SUDHARSAN.V.pptxSUDHARSAN.V.pptx
SUDHARSAN.V.pptx
 
introduction of microprocessor
introduction of microprocessorintroduction of microprocessor
introduction of microprocessor
 
CAO.pptx
CAO.pptxCAO.pptx
CAO.pptx
 
Unit 2 - Microprocessor & Microcontroller.pptx
Unit 2 -  Microprocessor & Microcontroller.pptxUnit 2 -  Microprocessor & Microcontroller.pptx
Unit 2 - Microprocessor & Microcontroller.pptx
 
I. Introduction to Microprocessor System.ppt
I. Introduction to Microprocessor System.pptI. Introduction to Microprocessor System.ppt
I. Introduction to Microprocessor System.ppt
 
introduction to embedded systems part 1
introduction to embedded systems part 1introduction to embedded systems part 1
introduction to embedded systems part 1
 
Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2
 
itworkshhjjsjsjsjjsjsjajjajajajjsjsjahop (2).pptx
itworkshhjjsjsjsjjsjsjajjajajajjsjsjahop (2).pptxitworkshhjjsjsjsjjsjsjajjajajajjsjsjahop (2).pptx
itworkshhjjsjsjsjjsjsjajjajajajjsjsjahop (2).pptx
 
introduction to microprocessors
introduction to microprocessorsintroduction to microprocessors
introduction to microprocessors
 
computer devices and memory unit 2 notes.pdf
computer devices and memory unit 2 notes.pdfcomputer devices and memory unit 2 notes.pdf
computer devices and memory unit 2 notes.pdf
 

Recently uploaded

Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
James Anderson
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
SOFTTECHHUB
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
Uni Systems S.M.S.A.
 
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
Neo4j
 
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with SlackLet's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
shyamraj55
 
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Speck&Tech
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
Matthew Sinclair
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
DianaGray10
 
Large Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial ApplicationsLarge Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial Applications
Rohit Gautam
 
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdfUni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems S.M.S.A.
 
How to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptxHow to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptx
danishmna97
 
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
Neo4j
 
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
Edge AI and Vision Alliance
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Aggregage
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
Matthew Sinclair
 
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Zilliz
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
名前 です男
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
Safe Software
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
ControlCase
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
sonjaschweigert1
 

Recently uploaded (20)

Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
 
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
 
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with SlackLet's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
 
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
 
Large Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial ApplicationsLarge Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial Applications
 
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdfUni Systems Copilot event_05062024_C.Vlachos.pdf
Uni Systems Copilot event_05062024_C.Vlachos.pdf
 
How to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptxHow to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptx
 
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
 
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
 
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
 

micro-1-intro.pptx

  • 2. introduction • This is the heart of the computer system or a server or laptop. • It is a small computation unit that is fabricated on a single chip. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME Transistors registers diodes
  • 3. home 01 What is microprocessor How does it work 04 How does a microprocessor work? diagram 02 Block diagram of microprocessor table of contents Terminologies Used 03 Other definitions of terms diagram Terminologies used How does it work? others HOME
  • 4. home What is Microprocessor? 01 BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 5. • The microprocessor is the clock-driven digital integrated circuit that is built up by using VLSI technology and • this reduces the overall cost and power of the processor. • Very Large Scale Integration (VLSI) - This design and manufacturing technology greatly increased the circuit density of microprocessor, memory, and support chips, those that serve to interface microprocessors with input- output devices. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 6. • It accepts the input in binary form, processes them as per the instruction stored in the memory, and performs the arithmetic logic and sequential digital logic operations BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 7. • It is a kind of integrated circuit (IC) unit which combines all the basic functions of a central processing unit (CPU) of the computer. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 8. block diagram of microprocessor B 02 BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 9.
  • 10. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 11. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 12. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 13. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 14. BLOCK DIAGRAM • BASic building block of this processor are the • ALU • Register Array • Main Control Processing Unit BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 15. Arithmetic Logical Unit -is to perform mathematical and logical operations based on the data fetched from the input units or the memory device. ALU Register Array -a combination of register and accumulator Functions BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME Control Unit -handles the overall processing and flow of data in the computer.
  • 16. < Terminologies Used BUS This processor consists of three types of buses Databus. address bus -the unidirectional bus that carries the address of the input or output port from the CPU towards the memory or I/O port control bus -carries the clock signal, interrupt signal and ready signal and these are bidirectional and denote the state of the process. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME -is bidirectional -carries to and from the memory. It is a combination of conductors proposed for the transmission of data containing address and control information to various elements in it.
  • 17. -It is a set of commands given by this processor -as an interface between the software and the hardware part of this processor. Instruction Set: OR operation between register A and register B for processing some input data unit. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 18. -some bits in the internal data bus that a processor can process at an instance of time.  example  the 16-bit processor will have a 16- bit data bus, 16- a bit register and will perform 16- bit processing at an instance of time. Word length: BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 19. -a kind of RAM that is fabricated in the processor. The cache memory stores the instruction set which is used more frequently to perform the repetitive kind of tasks. Cache memory: -called the CPU memory and is used to access data from the memory more quickly than the other memory unit BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 20. -To control the rate at which the processor executes the instructions  evaluated in hertz, megahertz (MHz), or gigahertz (GHz). Clock Speed: synchronizes all the components used in the processor BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 21. It decodes the instruction received from the instruction register and converts them into the machine language and then sends them to the ALU unit for processing. Instruction Register: It holds the value of the instruction to be executed Instruction Decoder: Instruction Register/Decoder BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 22. It holds the intermediate value for the program output during the processing and then compares it with the test register before generating the final output. Arithmetic Logical Unit  ALU: It performs all the logical, mathematical, register, and memory operations. Register: ALU and Register BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 23. Runs the set of machine instructions that tells the processor whose functions it needs to perform Assembly language BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME
  • 24. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME ● By using arithmetic or logic units, ● ROM ● programmed with the pre-set bytes and the address bus directs the ROM chip which byte to take and place on the data bus for further process. ● also known as BIOS (basic input/output system) and when the PC boots, it will start up with the configuration saved in the BIOS memory.
  • 25. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME ● RAM ● random access memory ● it can read or write the bytes depending on the instruction set. ● The RAM chip forgets whatever is stored on it once the computer power goes off. ● the temporary storage memory.
  • 26. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME  The address bus (8-bit, 16- bit or 32-bit) will send an address to the memory. Similarly, the data bus function is to send or receive the data from the memory.  The read and write lines play an important role in informing the memory whether it will set or get the address location.
  • 27. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME  The clock line  set the clock pulse of the processor and the reset line will reset the execution of the program by setting the counter to zero.
  • 28. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME  The ALU performs the logical operation and the test register will hold the output value for the internal comparisons.  The tri-state buffer which permits the various outputs to connect to one line but only allows one of them to pass on 1 or 0 onto the line.
  • 29. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME  The instruction decoder as per the clock cycle activates the required buffer and thus latches the instruction into the register.  The instruction decoder then decodes the output of the operation performed by the ALU and fetches it with the comparison register.
  • 30. BACKGROUNDS AVATAR KIT PLANNERS HOMEWORK HOME ● An assembler is used to translate these patterns and the output is stored in the memory for the processor to execute the program.

Editor's Notes

  1. This is the heart of the computer system or a server or laptop. It is a small computation unit that is fabricated on a single chip. The components used in building up the chip are transistors, registers, diodes, etc which work together to perform the assigned operation.
  2. It is a programmable unit that is fabricated on the silicon chip and it consists of an ALU unit, clock, control unit, and register array which accepts the input in binary form (0’s and 1’s) and delivers the output after processing the input data as per the instructions fetched into the memory unit.
  3. It is a programmable unit that is fabricated on the silicon chip and it consists of an ALU unit, clock, control unit, and register array which accepts the input in binary form (0’s and 1’s) and delivers the output after processing the input data as per the instructions fetched into the memory unit.
  4. It is a programmable unit that is fabricated on the silicon chip and it consists of an ALU unit, clock, control unit, and register array which accepts the input in binary form (0’s and 1’s) and delivers the output after processing the input data as per the instructions fetched into the memory unit.
  5. It is a programmable unit that is fabricated on the silicon chip and it consists of an ALU unit, clock, control unit, and register array which accepts the input in binary form (0’s and 1’s) and delivers the output after processing the input data as per the instructions fetched into the memory unit.
  6. It is a programmable unit that is fabricated on the silicon chip and it consists of an ALU unit, clock, control unit, and register array which accepts the input in binary form (0’s and 1’s) and delivers the output after processing the input data as per the instructions fetched into the memory unit.
  7. Bus: This processor consists of three types of buses: a Databus, a control bus, and an address bus.. The data bus is bidirectional and carries to and from the memory. The address bus is the unidirectional bus that carries the address of the input or output port from the CPU towards the memory or I/O port. The control bus carries the clock signal, interrupt signal and ready signal and these are bidirectional and denote the state of the process.
  8. It is a set of commands given by this processor so that it can understand what it is instructed to do. Thus it acts as an interface between the software and the hardware part of this processor. An example of an instruction set is that the instruction can command the processor to perform the OR operation between register A and register B for processing some input data unit.
  9. Word length: It is defined as some bits in the internal data bus that a processor can process at an instance of time. For example, the 16-bit processor will have a 16- bit data bus, 16- a bit register and will perform 16- bit processing at an instance of time.
  10. Cache memory: It is a kind of RAM that is fabricated in the processor. It is also called the CPU memory and is used to access data from the memory more quickly than the other memory unit. The cache memory stores the instruction set which is used more frequently to perform the repetitive kind of tasks. Thus it enhances the overall speed of the operation.
  11. Clock Speed: To control the rate at which the processor executes the instructions, it uses a clock signal. The clock also synchronizes all the components used in this processor. The clock speed is evaluated in hertz, megahertz (MHz), or gigahertz (GHz).
  12. Instruction Register: It holds the value of the instruction to be executed. Instruction Decoder: It decodes the instruction received from the instruction register and converts them into the machine language and then sends them to the ALU unit for processing.
  13. ALU: It performs all the logical, mathematical, register, and memory operations. Register: It holds the intermediate value for the program output during the processing and then compares it with the test register before generating the final output.
  14. The native language that this processor understands is the assembly language and it runs the set of machine instructions that tells the processor whose function it needs to perform. Based on these instructions it performs the following actions:
  15. By using arithmetic or logic units, it performs mathematical operations like addition, subtraction, multiplication, and division. The latest technology-based processors are having modern ALU units which can perform complex logical operations even for the large digit floating numbers. Let’s take the example of an 8-bit microprocessor which means that both the address and data bus are 8-bit wide. This implies that it has a memory of 2^8= 256 bytes and it can read or write 8 bits of memory at the same time. This has both kinds of memory RAM and ROM. ROM stands for read-only memory. The ROM is programmed with the pre-set bytes and the address bus directs the ROM chip which byte to take and place on the data bus for further process. The ROM is also known as BIOS (basic input/output system) and when the PC boots, it will start up with the configuration saved in the BIOS memory. Through the BIOS instructions, the computer will go for the hard disk to fetch the boot sector. After learning the instructions from the hard disk, the computer stores the boot sector data in the RAM.
  16. RAM stands for the random access memory and it can read or write the bytes depending on the instruction set. The RAM chip forgets whatever is stored on it once the computer power goes off. Thus it is the temporary storage memory.
  17. Now let’s see the role of the various components of this processor. The address bus (8-bit, 16- bit or 32-bit) will send an address to the memory. Similarly, the data bus function is to send or receive the data from the memory. The read and write lines play an important role in informing the memory whether it will set or get the address location. 
  18. The clock line will set the clock pulse of the processor and the reset line will reset the execution of the program by setting the counter to zero.
  19. The registers are the flip-flops that are used to perform the Boolean logic functions. Here we are taking an example of an 8-bit processor, so three registers A,B andC are required to perform the logical operations. The ALU performs the logical operation and the test register will hold the output value for the internal comparisons. The tri-state buffer which permits the various outputs to connect to one line but only allows one of them to pass on 1 or 0 onto the line is also used here.
  20. To activate the tri-state buffer, read-line, and data-in line the instruction decoder is used. The instruction decoder as per the clock cycle activates the required buffer and thus latches the instruction into the register. The instruction decoder then decodes the output of the operation performed by the ALU and fetches it with the comparison register.
  21. Depending on the set of instructions, it will perform the tasks on each clock cycle and at the end cycle, the program counter is incremented. Since it works on the multiple instructions set which is the set of various bit patterns. This collection of instruction bits is known as the assembly language of the processor. An assembler is used to translate these patterns and the output is stored in the memory for the processor to execute the program.