SlideShare a Scribd company logo
Advanced Processor
PrinciplesDhaval Bagal
• The essence of the superscalar approach is the ability to execute instructions
independently and concurrently in different pipelines.
• In a traditional scalar organization, there is a single pipelined func- tional unit for integer
operations and one for floating-point operations.
• In the superscalar organization, there are multiple functional units, each of which is
implemented as a pipeline.
• Each individual functional unit provides a degree of parallelism by virtue of its pipelined
structure
• The use of multiple functional units enables the processor to execute streams of
instructions in parallel, one stream for each pipeline.
• It is the responsibility of the hardware, in conjunction with the compiler, to assure that the
parallel execution does not violate the intent of the program.
Superscalar Architecture
• Superpipelining exploits the fact that many pipeline stages perform tasks that require less than
half a clock cycle.
• The base pipeline issues one instruction per clock cycle and can perform one pipeline stage per
clock cycle.
• Note that although several instructions are executing concurrently, only one instruction is in its
execution stage at any one time.
• The next part of the diagram shows a superpipelined implementation that is capable of performing
two pipeline stages per clock cycle.
• An alternative way of looking at this is that the functions performed in each stage can be split into
two nonoverlapping parts and each can execute in half a clock cycle.
• A superpipeline implementation that behaves in this fashion is said to be of degree 2. Finally, the
lowest part of the diagram shows a superscalar implementation capable of executing two
instances of each stage in parallel.
Superpipelining
Constraints on Superscalar Approach
• True Data Dependency : True Data Dependency is when the second instruction can
be fetched and decoded but cannot execute until the first instruction executes. The
reason is that the second instruction needs data produced by the first instruction.
• Procedural Dependencies : The presence of branches in an instruction sequence
complicates the pipeline operation. The instructions following a branch (taken or not
taken) have a procedural dependency on the branch and cannot be executed until the
branch is executed.
• Resource Conflicts : A resource conflict is a competition of two or more instructions
for the same resource at the same time. Examples of resources include memories,
caches, buses, register-file ports, and functional units
Flynn’s Classification
• A taxonomy first introduced by Flynn [FLYN72] is still the most common way of categorizing
systems with parallel processing capability. Flynn proposed the follow- ing categories of
computer systems:
• Single instruction, single data (SISD) stream : A single processor executes a single
instruction stream to operate on data stored in a single memory. Uniprocessors fall into
this category.
• Single instruction, multiple data (SIMD) stream : A single machine instruction controls
the simultaneous execution of a number of processing elements on a lockstep basis.
Each processing element has an associated data memory, so that instructions are
executed on different sets of data by different processors. Vector and array processors
fall into this category
• Multiple instruction, single data (MISD) stream : A sequence of data is trans- mitted to a
set of processors, each of which executes a different instruction sequence. This
structure is not commercially implemented.
• Multiple instruction, multiple data (MIMD) stream : A set of processors simultaneously
execute different instruction sequences on different data sets.
• For SISD there is some sort of control unit (CU) that provides an instruction stream
(IS) to a processing unit (PU). The processing unit operates on a single data stream
(DS) from a memory unit (MU).
• For SIMD, there is still a single control unit, now feeding a single instruction stream to
multiple PUs. Each PU may have its own dedicated memory or there may be a shared
memory.
• Finally, with the MIMD, there are multiple control units, each feeding a separate
instruction stream to its own PU. The MIMD may be a shared-memory multiprocessor
or a distributed- memory multicomputer
• RISC stands for Reduced Instruction Set Computer. RISC processor design has
separate digital circuitry in the control unit, which produces all the necessary signals
needed for the execution of each instruction in the instruction set of the processor.
• Examples of RISC processors:
• IBM RS6000, MC88100
• DEC’s Alpha 21064, 21164 and 21264 processors
RISC Architecture
• RISC processors use a small and limited number of instructions. This puts emphasis
on software and compiler design due to the relatively simple instruction set.
• RISC machines mostly uses hardwired control unit.
• RISC processors consume less power and have high performance. RISC processors
have been known to be heavily pipelined this ensures that the hardware resources of
the processor are utilized to a maximum giving higher throughput and also consuming
less power.
• Each instruction is very simple and consistent. Most instructions in a RISC instruction
set are very simple that get executed in one clock cycle.
• RISC processors use simple addressing modes.
• RISC instruction is of uniform fixed length.
• The RISC design philosophy generally incorporates a larger number of registers to
prevent in large amounts of interactions with memory
• CISC stands for Complex Instruction Set Computer. If the control unit contains a
number of micro-electronic circuitry to generate a set of control signals and each
micro-circuitry is activated by a micro-code, this design approach is called CISC
design. The primary goal of CISC architecture is to complete a task in as few lines of
assembly code as possible.
• Examples of CISC processors are:
• Intel 386, 486, Pentium, Pentium Pro, Pentium II, Pentium III
• Motorola’s 68000, 68020, 68040, etc.
CISC Architecture
• CISC chips have complex instructions. A CISC processor would come prepared with
a specific instruction (call it "MULT"). Thus, the entire task of multiplying two numbers
(2,3) can be completed with one instruction:
• MULT is what is known as a "complex instruction." It operates directly on the
computer's memory banks and does not require the programmer to explicitly call any
loading or storing functions. It closely resembles a command in a higher level
language.
• There are a variety of instructions many of which are complex and thus make up for
smaller assembly code thus leading to very low RAM consumption.
• CISC machines generally make use of complex addressing modes.
• The decision of CISC processor designers to provide a variety of addressing modes
leads to variable-length instructions. For example, instruction length increases if an
operand is in memory as opposed to in a register.
• The complex instruction set and smaller assembly code meant little work for the
compiler and thus eased up compiler design
• CISC machines uses micro-program control unit which consist of micro programs that
are stored in a control memory like ROM from where the CPU accesses them and
generates control signals.
• CISC processors are having limited number of registers. CISC processors normally
only have a single set of registers. Since the addressing modes give provisions for
memory operands, limited number of “costly” register memory is sufficient for the
functions.
RISC vs CISC Architectures

More Related Content

What's hot

Superscalar Architecture_AIUB
Superscalar Architecture_AIUBSuperscalar Architecture_AIUB
Superscalar Architecture_AIUB
Nusrat Mary
 
Multithreaded processors ppt
Multithreaded processors pptMultithreaded processors ppt
Multithreaded processors ppt
Siddhartha Anand
 
Paralle programming 2
Paralle programming 2Paralle programming 2
Paralle programming 2
Anshul Sharma
 
Parallel processing
Parallel processingParallel processing
Parallel processing
Syed Zaid Irshad
 
What is simultaneous multithreading
What is simultaneous multithreadingWhat is simultaneous multithreading
What is simultaneous multithreading
Fraboni Ec
 
Lecture1
Lecture1Lecture1
Lecture1
Asad Abbas
 
Parallel processing
Parallel processingParallel processing
Parallel processing
Shivalik college of engineering
 
Parallel Processing Presentation2
Parallel Processing Presentation2Parallel Processing Presentation2
Parallel Processing Presentation2
daniyalqureshi712
 
Graphics processing uni computer archiecture
Graphics processing uni computer archiectureGraphics processing uni computer archiecture
Graphics processing uni computer archiecture
Haris456
 
Parallel processing extra
Parallel processing extraParallel processing extra
Parallel processing extra
Er Girdhari Lal Kumawat
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
Ashish Kumar
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
dipaknandankar
 
Dichotomy of parallel computing platforms
Dichotomy of parallel computing platformsDichotomy of parallel computing platforms
Dichotomy of parallel computing platforms
Syed Zaid Irshad
 
Array Processor
Array ProcessorArray Processor
Array Processor
Anshuman Biswal
 
High Performance Computer Architecture
High Performance Computer ArchitectureHigh Performance Computer Architecture
High Performance Computer Architecture
Subhasis Dash
 
Chip Multithreading Systems Need a New Operating System Scheduler
Chip Multithreading Systems Need a New Operating System Scheduler Chip Multithreading Systems Need a New Operating System Scheduler
Chip Multithreading Systems Need a New Operating System Scheduler
Sarwan ali
 
Unit 5 Advanced Computer Architecture
Unit 5 Advanced Computer ArchitectureUnit 5 Advanced Computer Architecture
Unit 5 Advanced Computer Architecture
Balaji Vignesh
 
Superscalar and VLIW architectures
Superscalar and VLIW architecturesSuperscalar and VLIW architectures
Superscalar and VLIW architectures
Amit Kumar Rathi
 
Parallel processing Concepts
Parallel processing ConceptsParallel processing Concepts
Parallel processing Concepts
Army Public School and College -Faisal
 
Lecture 6.1
Lecture  6.1Lecture  6.1
Lecture 6.1
Mr SMAK
 

What's hot (20)

Superscalar Architecture_AIUB
Superscalar Architecture_AIUBSuperscalar Architecture_AIUB
Superscalar Architecture_AIUB
 
Multithreaded processors ppt
Multithreaded processors pptMultithreaded processors ppt
Multithreaded processors ppt
 
Paralle programming 2
Paralle programming 2Paralle programming 2
Paralle programming 2
 
Parallel processing
Parallel processingParallel processing
Parallel processing
 
What is simultaneous multithreading
What is simultaneous multithreadingWhat is simultaneous multithreading
What is simultaneous multithreading
 
Lecture1
Lecture1Lecture1
Lecture1
 
Parallel processing
Parallel processingParallel processing
Parallel processing
 
Parallel Processing Presentation2
Parallel Processing Presentation2Parallel Processing Presentation2
Parallel Processing Presentation2
 
Graphics processing uni computer archiecture
Graphics processing uni computer archiectureGraphics processing uni computer archiecture
Graphics processing uni computer archiecture
 
Parallel processing extra
Parallel processing extraParallel processing extra
Parallel processing extra
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
 
Dichotomy of parallel computing platforms
Dichotomy of parallel computing platformsDichotomy of parallel computing platforms
Dichotomy of parallel computing platforms
 
Array Processor
Array ProcessorArray Processor
Array Processor
 
High Performance Computer Architecture
High Performance Computer ArchitectureHigh Performance Computer Architecture
High Performance Computer Architecture
 
Chip Multithreading Systems Need a New Operating System Scheduler
Chip Multithreading Systems Need a New Operating System Scheduler Chip Multithreading Systems Need a New Operating System Scheduler
Chip Multithreading Systems Need a New Operating System Scheduler
 
Unit 5 Advanced Computer Architecture
Unit 5 Advanced Computer ArchitectureUnit 5 Advanced Computer Architecture
Unit 5 Advanced Computer Architecture
 
Superscalar and VLIW architectures
Superscalar and VLIW architecturesSuperscalar and VLIW architectures
Superscalar and VLIW architectures
 
Parallel processing Concepts
Parallel processing ConceptsParallel processing Concepts
Parallel processing Concepts
 
Lecture 6.1
Lecture  6.1Lecture  6.1
Lecture 6.1
 

Similar to Advanced processor principles

SOC System Design Approach
SOC System Design ApproachSOC System Design Approach
SOC System Design Approach
A B Shinde
 
Parallel Computing
Parallel ComputingParallel Computing
Parallel Computing
Mohsin Bhat
 
Basics of micro controllers for biginners
Basics of  micro controllers for biginnersBasics of  micro controllers for biginners
Basics of micro controllers for biginners
Gerwin Makanyanga
 
RISC Vs CISC Computer architecture and design
RISC Vs CISC Computer architecture and designRISC Vs CISC Computer architecture and design
RISC Vs CISC Computer architecture and design
yousefzahdeh
 
unit 4.pptx
unit 4.pptxunit 4.pptx
unit 4.pptx
unit 4.pptxunit 4.pptx
Risc & cisk
Risc & ciskRisc & cisk
Module2 MultiThreads.ppt
Module2 MultiThreads.pptModule2 MultiThreads.ppt
Module2 MultiThreads.ppt
shreesha16
 
Computer Organization.pptx
Computer Organization.pptxComputer Organization.pptx
Computer Organization.pptx
saimagul310
 
Aca module 1
Aca module 1Aca module 1
Aca module 1
Avinash_N Rao
 
Difficulties in Pipelining
Difficulties in PipeliningDifficulties in Pipelining
Difficulties in Pipelining
ChristineMaeCion1
 
Parallel Processors (SIMD)
Parallel Processors (SIMD) Parallel Processors (SIMD)
Parallel Processors (SIMD)
Ali Raza
 
Parallel Processors (SIMD)
Parallel Processors (SIMD) Parallel Processors (SIMD)
Parallel Processors (SIMD)
Ali Raza
 
Uni Processor Architecture
Uni Processor ArchitectureUni Processor Architecture
Uni Processor Architecture
Ashish KC
 
Computer system Architecture. This PPT is based on computer system
Computer system Architecture. This PPT is based on computer systemComputer system Architecture. This PPT is based on computer system
Computer system Architecture. This PPT is based on computer system
mohantysikun0
 
Multiprocessor
MultiprocessorMultiprocessor
Multiprocessor
Sweety Singhal
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
Asst.prof M.Gokilavani
 
CA UNIT IV.pptx
CA UNIT IV.pptxCA UNIT IV.pptx
CA UNIT IV.pptx
ssuser9dbd7e
 
esunit1.pptx
esunit1.pptxesunit1.pptx
esunit1.pptx
AmitKumar7572
 
CISC VS CISC
CISC VS CISCCISC VS CISC

Similar to Advanced processor principles (20)

SOC System Design Approach
SOC System Design ApproachSOC System Design Approach
SOC System Design Approach
 
Parallel Computing
Parallel ComputingParallel Computing
Parallel Computing
 
Basics of micro controllers for biginners
Basics of  micro controllers for biginnersBasics of  micro controllers for biginners
Basics of micro controllers for biginners
 
RISC Vs CISC Computer architecture and design
RISC Vs CISC Computer architecture and designRISC Vs CISC Computer architecture and design
RISC Vs CISC Computer architecture and design
 
unit 4.pptx
unit 4.pptxunit 4.pptx
unit 4.pptx
 
unit 4.pptx
unit 4.pptxunit 4.pptx
unit 4.pptx
 
Risc & cisk
Risc & ciskRisc & cisk
Risc & cisk
 
Module2 MultiThreads.ppt
Module2 MultiThreads.pptModule2 MultiThreads.ppt
Module2 MultiThreads.ppt
 
Computer Organization.pptx
Computer Organization.pptxComputer Organization.pptx
Computer Organization.pptx
 
Aca module 1
Aca module 1Aca module 1
Aca module 1
 
Difficulties in Pipelining
Difficulties in PipeliningDifficulties in Pipelining
Difficulties in Pipelining
 
Parallel Processors (SIMD)
Parallel Processors (SIMD) Parallel Processors (SIMD)
Parallel Processors (SIMD)
 
Parallel Processors (SIMD)
Parallel Processors (SIMD) Parallel Processors (SIMD)
Parallel Processors (SIMD)
 
Uni Processor Architecture
Uni Processor ArchitectureUni Processor Architecture
Uni Processor Architecture
 
Computer system Architecture. This PPT is based on computer system
Computer system Architecture. This PPT is based on computer systemComputer system Architecture. This PPT is based on computer system
Computer system Architecture. This PPT is based on computer system
 
Multiprocessor
MultiprocessorMultiprocessor
Multiprocessor
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
 
CA UNIT IV.pptx
CA UNIT IV.pptxCA UNIT IV.pptx
CA UNIT IV.pptx
 
esunit1.pptx
esunit1.pptxesunit1.pptx
esunit1.pptx
 
CISC VS CISC
CISC VS CISCCISC VS CISC
CISC VS CISC
 

More from Dhaval Bagal

Computer Arithmetic
Computer ArithmeticComputer Arithmetic
Computer Arithmetic
Dhaval Bagal
 
I/O Organization
I/O OrganizationI/O Organization
I/O Organization
Dhaval Bagal
 
Memory organization
Memory organizationMemory organization
Memory organization
Dhaval Bagal
 
Control unit design
Control unit designControl unit design
Control unit design
Dhaval Bagal
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
Dhaval Bagal
 
Computer Organization and Architecture Overview
Computer Organization and Architecture OverviewComputer Organization and Architecture Overview
Computer Organization and Architecture Overview
Dhaval Bagal
 

More from Dhaval Bagal (6)

Computer Arithmetic
Computer ArithmeticComputer Arithmetic
Computer Arithmetic
 
I/O Organization
I/O OrganizationI/O Organization
I/O Organization
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Control unit design
Control unit designControl unit design
Control unit design
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
 
Computer Organization and Architecture Overview
Computer Organization and Architecture OverviewComputer Organization and Architecture Overview
Computer Organization and Architecture Overview
 

Recently uploaded

Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
Madan Karki
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
IJNSA Journal
 
Heat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation pptHeat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation ppt
mamunhossenbd75
 
官方认证美国密歇根州立大学毕业证学位证书原版一模一样
官方认证美国密歇根州立大学毕业证学位证书原版一模一样官方认证美国密歇根州立大学毕业证学位证书原版一模一样
官方认证美国密歇根州立大学毕业证学位证书原版一模一样
171ticu
 
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
Yasser Mahgoub
 
Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...
bijceesjournal
 
A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...
nooriasukmaningtyas
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
MDSABBIROJJAMANPAYEL
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
rpskprasana
 
Recycled Concrete Aggregate in Construction Part II
Recycled Concrete Aggregate in Construction Part IIRecycled Concrete Aggregate in Construction Part II
Recycled Concrete Aggregate in Construction Part II
Aditya Rajan Patra
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Sinan KOZAK
 
Engine Lubrication performance System.pdf
Engine Lubrication performance System.pdfEngine Lubrication performance System.pdf
Engine Lubrication performance System.pdf
mamamaam477
 
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
171ticu
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
Madan Karki
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
wisnuprabawa3
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
MIGUELANGEL966976
 
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptxML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
JamalHussainArman
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
Rahul
 
Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...
IJECEIAES
 

Recently uploaded (20)

Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
 
Heat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation pptHeat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation ppt
 
官方认证美国密歇根州立大学毕业证学位证书原版一模一样
官方认证美国密歇根州立大学毕业证学位证书原版一模一样官方认证美国密歇根州立大学毕业证学位证书原版一模一样
官方认证美国密歇根州立大学毕业证学位证书原版一模一样
 
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
 
Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...
 
A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
 
Recycled Concrete Aggregate in Construction Part II
Recycled Concrete Aggregate in Construction Part IIRecycled Concrete Aggregate in Construction Part II
Recycled Concrete Aggregate in Construction Part II
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
 
Engine Lubrication performance System.pdf
Engine Lubrication performance System.pdfEngine Lubrication performance System.pdf
Engine Lubrication performance System.pdf
 
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
 
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptxML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
 
Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...
 

Advanced processor principles

  • 2. • The essence of the superscalar approach is the ability to execute instructions independently and concurrently in different pipelines. • In a traditional scalar organization, there is a single pipelined func- tional unit for integer operations and one for floating-point operations. • In the superscalar organization, there are multiple functional units, each of which is implemented as a pipeline. • Each individual functional unit provides a degree of parallelism by virtue of its pipelined structure • The use of multiple functional units enables the processor to execute streams of instructions in parallel, one stream for each pipeline. • It is the responsibility of the hardware, in conjunction with the compiler, to assure that the parallel execution does not violate the intent of the program. Superscalar Architecture
  • 3.
  • 4. • Superpipelining exploits the fact that many pipeline stages perform tasks that require less than half a clock cycle. • The base pipeline issues one instruction per clock cycle and can perform one pipeline stage per clock cycle. • Note that although several instructions are executing concurrently, only one instruction is in its execution stage at any one time. • The next part of the diagram shows a superpipelined implementation that is capable of performing two pipeline stages per clock cycle. • An alternative way of looking at this is that the functions performed in each stage can be split into two nonoverlapping parts and each can execute in half a clock cycle. • A superpipeline implementation that behaves in this fashion is said to be of degree 2. Finally, the lowest part of the diagram shows a superscalar implementation capable of executing two instances of each stage in parallel. Superpipelining
  • 5.
  • 7. • True Data Dependency : True Data Dependency is when the second instruction can be fetched and decoded but cannot execute until the first instruction executes. The reason is that the second instruction needs data produced by the first instruction. • Procedural Dependencies : The presence of branches in an instruction sequence complicates the pipeline operation. The instructions following a branch (taken or not taken) have a procedural dependency on the branch and cannot be executed until the branch is executed. • Resource Conflicts : A resource conflict is a competition of two or more instructions for the same resource at the same time. Examples of resources include memories, caches, buses, register-file ports, and functional units
  • 9. • A taxonomy first introduced by Flynn [FLYN72] is still the most common way of categorizing systems with parallel processing capability. Flynn proposed the follow- ing categories of computer systems: • Single instruction, single data (SISD) stream : A single processor executes a single instruction stream to operate on data stored in a single memory. Uniprocessors fall into this category. • Single instruction, multiple data (SIMD) stream : A single machine instruction controls the simultaneous execution of a number of processing elements on a lockstep basis. Each processing element has an associated data memory, so that instructions are executed on different sets of data by different processors. Vector and array processors fall into this category • Multiple instruction, single data (MISD) stream : A sequence of data is trans- mitted to a set of processors, each of which executes a different instruction sequence. This structure is not commercially implemented. • Multiple instruction, multiple data (MIMD) stream : A set of processors simultaneously execute different instruction sequences on different data sets.
  • 10. • For SISD there is some sort of control unit (CU) that provides an instruction stream (IS) to a processing unit (PU). The processing unit operates on a single data stream (DS) from a memory unit (MU). • For SIMD, there is still a single control unit, now feeding a single instruction stream to multiple PUs. Each PU may have its own dedicated memory or there may be a shared memory.
  • 11. • Finally, with the MIMD, there are multiple control units, each feeding a separate instruction stream to its own PU. The MIMD may be a shared-memory multiprocessor or a distributed- memory multicomputer
  • 12. • RISC stands for Reduced Instruction Set Computer. RISC processor design has separate digital circuitry in the control unit, which produces all the necessary signals needed for the execution of each instruction in the instruction set of the processor. • Examples of RISC processors: • IBM RS6000, MC88100 • DEC’s Alpha 21064, 21164 and 21264 processors RISC Architecture
  • 13. • RISC processors use a small and limited number of instructions. This puts emphasis on software and compiler design due to the relatively simple instruction set. • RISC machines mostly uses hardwired control unit. • RISC processors consume less power and have high performance. RISC processors have been known to be heavily pipelined this ensures that the hardware resources of the processor are utilized to a maximum giving higher throughput and also consuming less power. • Each instruction is very simple and consistent. Most instructions in a RISC instruction set are very simple that get executed in one clock cycle. • RISC processors use simple addressing modes. • RISC instruction is of uniform fixed length. • The RISC design philosophy generally incorporates a larger number of registers to prevent in large amounts of interactions with memory
  • 14. • CISC stands for Complex Instruction Set Computer. If the control unit contains a number of micro-electronic circuitry to generate a set of control signals and each micro-circuitry is activated by a micro-code, this design approach is called CISC design. The primary goal of CISC architecture is to complete a task in as few lines of assembly code as possible. • Examples of CISC processors are: • Intel 386, 486, Pentium, Pentium Pro, Pentium II, Pentium III • Motorola’s 68000, 68020, 68040, etc. CISC Architecture
  • 15. • CISC chips have complex instructions. A CISC processor would come prepared with a specific instruction (call it "MULT"). Thus, the entire task of multiplying two numbers (2,3) can be completed with one instruction: • MULT is what is known as a "complex instruction." It operates directly on the computer's memory banks and does not require the programmer to explicitly call any loading or storing functions. It closely resembles a command in a higher level language. • There are a variety of instructions many of which are complex and thus make up for smaller assembly code thus leading to very low RAM consumption. • CISC machines generally make use of complex addressing modes. • The decision of CISC processor designers to provide a variety of addressing modes leads to variable-length instructions. For example, instruction length increases if an operand is in memory as opposed to in a register.
  • 16. • The complex instruction set and smaller assembly code meant little work for the compiler and thus eased up compiler design • CISC machines uses micro-program control unit which consist of micro programs that are stored in a control memory like ROM from where the CPU accesses them and generates control signals. • CISC processors are having limited number of registers. CISC processors normally only have a single set of registers. Since the addressing modes give provisions for memory operands, limited number of “costly” register memory is sufficient for the functions.
  • 17. RISC vs CISC Architectures