SlideShare a Scribd company logo
AJAL.A.J
professorajal@gmail.com
DEPARTMENT OF ECE
UNIVERSAL ENGINEERING COLLEGE,
VALLIVATTOM P.O, THRISSUR

1
 Intel

8086 was launched
in 1978.

 It

was the first 16-bit
microprocessor.

 This

microprocessor had
major improvement over
the execution speed of
8085.

 It

is available as 40-pin
Dual-Inline-Package
(DIP).
2
It

is available in three
versions:
 8086

(5 MHz)

 8086-2 (8 MHz)
 8086-1 (10 MHz)

It

consists of 29,000
transistors.

3
 It

has a 16 line data
bus.

 And

bus.

20 line address

 It

could address up to 1
MB of memory.

 It

has more than
20,000 instructions.

 It

supports
multiplication and
division.
4
5
 These

lines are multiplexed bidirectional address/data bus.

 During

T1, they carry lower
order 16-bit address.

 In

the remaining clock cycles,
they carry 16-bit data.

 AD0-AD7

carry lower order byte

of data.

 AD8-AD15

carry higher order
byte of data.
6
These

lines are
multiplexed unidirectional
address and status bus.

During

T1, they carry
higher order 4-bit address.

In

the remaining clock
cycles, they carry status
signals.
7
 BHE

stands for Bus High
Enable.

 BHE

signal is used to indicate
the transfer of data over
higher order data bus (D8 –
D15).

 8-bit

I/O devices use this
signal.

 It

is multiplexed with status
pin S7.
8
It

is a read signal used for
read operation.

It

is an output signal.

It

is an active low signal.

9
 This

is an acknowledgement
signal from slower I/O
devices or memory.

 It

is an active high signal.

 When

high, it indicates that
the device is ready to
transfer data.

 When

low, then
microprocessor is in wait
state.
10
It

is a system reset.

It

is an active high signal.

When

high,
microprocessor enters into
reset state and terminates
the current activity.

It

must be active for at
least four clock cycles to
reset the microprocessor.
11
It

is an interrupt request
signal.

It

is active high.

It

is level triggered.

12
It

is a non-maskable
interrupt signal.

It

is an active high.

It

is an edge triggered
interrupt.

13
It

is used to test the
status of math coprocessor 8087.

The

BUSY pin of 8087 is
connected to this pin of
8086.

If

low, execution continues
else microprocessor is in
wait state.
14
This

clock input provides
the basic timing for
processor operation.

It

is symmetric square
wave with 33% duty cycle.

The

range of frequency of
different versions is 5
MHz, 8 MHz and 10 MHz.
15
VCC

is power supply signal.

+5V

DC is supplied
through this pin.

VSS

is ground signal.

16
8086

works in two modes:

 Minimum Mode
 Maximum Mode

If

MN/MX is high, it works
in minimum mode.

If

MN/MX is low, it works
in maximum mode.

17
Pins

24 to 31 issue two
different sets of signals.

One

set of signals is issued
when CPU operates in
minimum mode.

Other

set of signals is
issued when CPU operates
in maximum mode.
18
19
This

is an interrupt
acknowledge signal.

When

microprocessor
receives INTR signal, it
acknowledges the
interrupt by generating
this signal.

It

is an active low signal.
20
 This

is an Address Latch
Enable signal.

 It

indicates that valid address
is available on bus AD0 –
AD15.

 It

is an active high signal and
remains high during T1 state.

 It

is connected to enable pin
of latch 8282.
21
This

is a Data Enable
signal.

This

signal is used to
enable the transceiver
8286.

Transceiver

is used to
separate the data from the
address/data bus.

It

is an active low signal.
22
This

is a Data
Transmit/Receive signal.

It

decides the direction of
data flow through the
transceiver.

When

it is high, data is
transmitted out.

When

it is low, data is
received in.
23
This

signal is issued by the
microprocessor to
distinguish memory access
from I/O access.

When

it is high, memory is
accessed.

When

it is low, I/O devices
are accessed.
24
It

is a Write signal.

It

is used to write data in
memory or output device
depending on the status of
M/IO signal.

It

is an active low signal.

25
It

is a Hold Acknowledge
signal.

It

is issued after receiving
the HOLD signal.

It

is an active high signal.

26
When

DMA controller
needs to use address/data
bus, it sends a request to
the CPU through this pin.

It

is an active high signal.

When

microprocessor
receives HOLD signal, it
issues HLDA signal to the
DMA controller.
27
28
These

pins provide the
status of instruction
queue.

QS1

QS0

Status

0

0

No operation

0

1

1st byte of opcode from queue

1

0

Empty queue

1

1

Subsequent byte from queue

29
These

status signals
indicate the operation
being done by the
microprocessor.

This

information is
required by the Bus
Controller 8288.

Bus

controller 8288
generates all memory and
I/O control signals.
30
S2

S1

S0

Status

0

0

0

Interrupt Acknowledge

0

0

1

I/O Read

0

1

0

I/O Write

0

1

1

Halt

1

0

0

Opcode Fetch

1

0

1

Memory Read

1

1

0

Memory Write

1

1

1

Passive

31
 This

signal indicates that
other processors should not
ask CPU to relinquish the
system bus.

 When

it goes low, all
interrupts are masked and
HOLD request is not granted.

 This

pin is activated by using
LOCK prefix on any
instruction.
32
 These

pins.

are Request/Grant

 Other

processors request the
CPU through these lines to
release the system bus.

 After

receiving the request,
CPU sends acknowledge
signal on the same lines.

 RQ/GT0

has higher priority

than RQ/GT1.
33
The

READY input causes wait states
for
slower
memory
&
I/O
components.

A

wait state(Tw) is an extra clocking
period, inserted between T2 & T3,
that lengthens the bus cycle.

If

one wait state in inserted, then the
memory access time, normally 460 ns
with a 5 MHz clock, is lengthened by
one clocking period (200ns) to 660
ns.
m

35
m

36
m

37
a

38
a

39
a

40
41

More Related Content

What's hot

System bus timing 8086
System bus timing 8086System bus timing 8086
System bus timing 8086
mpsrekha83
 
Instruction formats-in-8086
Instruction formats-in-8086Instruction formats-in-8086
Instruction formats-in-8086
MNM Jain Engineering College
 
8086 micro processor
8086 micro processor8086 micro processor
8086 micro processor
Poojith Chowdhary
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086
Gopikrishna Madanan
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
mahalakshmimalini
 
program status word
program status wordprogram status word
program status word
sheetalverma38
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
NimeshSingh27
 
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorInterfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
Vikas Gupta
 
8086 modes
8086 modes8086 modes
8086 modes
PDFSHARE
 
Stacks & subroutines 1
Stacks & subroutines 1Stacks & subroutines 1
Stacks & subroutines 1
deval patel
 
ARM Exception and interrupts
ARM Exception and interrupts ARM Exception and interrupts
ARM Exception and interrupts
NishmaNJ
 
8251 USART
8251 USART8251 USART
8251 USART
ShivamSood22
 
8086 Microprocessor powerpoint
8086  Microprocessor  powerpoint8086  Microprocessor  powerpoint
8086 Microprocessor powerpoint
Randhir Kumar
 
Instruction sets of 8086
Instruction sets of 8086Instruction sets of 8086
Instruction sets of 8086
Mahalakshmiv11
 
8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller
abhikalmegh
 
8251 USART
8251 USART8251 USART
8251 USART
coolsdhanesh
 
Direct memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA ControllerDirect memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA Controller
Muhammed Afsal Villan
 
Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086
Jismy .K.Jose
 
flag register of 8086
flag register of 8086flag register of 8086
flag register of 8086
asrithak
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
Dr. AISHWARYA N
 

What's hot (20)

System bus timing 8086
System bus timing 8086System bus timing 8086
System bus timing 8086
 
Instruction formats-in-8086
Instruction formats-in-8086Instruction formats-in-8086
Instruction formats-in-8086
 
8086 micro processor
8086 micro processor8086 micro processor
8086 micro processor
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
 
program status word
program status wordprogram status word
program status word
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
 
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorInterfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
 
8086 modes
8086 modes8086 modes
8086 modes
 
Stacks & subroutines 1
Stacks & subroutines 1Stacks & subroutines 1
Stacks & subroutines 1
 
ARM Exception and interrupts
ARM Exception and interrupts ARM Exception and interrupts
ARM Exception and interrupts
 
8251 USART
8251 USART8251 USART
8251 USART
 
8086 Microprocessor powerpoint
8086  Microprocessor  powerpoint8086  Microprocessor  powerpoint
8086 Microprocessor powerpoint
 
Instruction sets of 8086
Instruction sets of 8086Instruction sets of 8086
Instruction sets of 8086
 
8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller
 
8251 USART
8251 USART8251 USART
8251 USART
 
Direct memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA ControllerDirect memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA Controller
 
Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086
 
flag register of 8086
flag register of 8086flag register of 8086
flag register of 8086
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
 

Viewers also liked

8086 pin diagram description
8086 pin diagram description8086 pin diagram description
8086 pin diagram description
Akhil Singal
 
PIN Specification of 8086 Microprocessor
PIN Specification of 8086 MicroprocessorPIN Specification of 8086 Microprocessor
PIN Specification of 8086 Microprocessor
Nikhil Kumar
 
Minimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorMinimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorNikhil Kumar
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
Nikhil Kumar
 
PIN Specification of 8086 Microprocessor
PIN Specification of 8086 MicroprocessorPIN Specification of 8086 Microprocessor
PIN Specification of 8086 Microprocessor
Nikhil Kumar
 
8086 module 1 & 2 work
8086 module 1 & 2   work8086 module 1 & 2   work
8086 module 1 & 2 work
Suhail Km
 
1326 Introduction To 8086 Microprocessor
1326 Introduction To 8086 Microprocessor1326 Introduction To 8086 Microprocessor
1326 Introduction To 8086 Microprocessor
techbed
 
The Intel 8086 microprocessor
The Intel 8086 microprocessorThe Intel 8086 microprocessor
The Intel 8086 microprocessor
George Thomas
 
INTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSORINTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSOR
Gurudev joshi
 
Icws
IcwsIcws
8086 architecture
8086 architecture8086 architecture
8086 architecture
Rishabh Kataria
 
Architecture of 8086
Architecture of 8086Architecture of 8086
Architecture of 8086Nikhil Kumar
 
8086 ppt
8086 ppt8086 ppt
8086 ppt
raju kusale
 
8255:ppi & 8259:pic
8255:ppi & 8259:pic 8255:ppi & 8259:pic
8255:ppi & 8259:pic
Adarsh Patel
 
Bus Interfacing with Intel Microprocessors Based Systems
Bus Interfacing with Intel Microprocessors Based SystemsBus Interfacing with Intel Microprocessors Based Systems
Bus Interfacing with Intel Microprocessors Based Systems
Murtadha Alsabbagh
 
Bidirectional data flow
Bidirectional data flowBidirectional data flow
Bidirectional data flow
Sai Malleswar
 
Bus interface 8086
Bus interface 8086Bus interface 8086
Bus interface 8086
University of Gujrat, Pakistan
 
instruction set of 8086
instruction set of 8086instruction set of 8086
instruction set of 8086
muneer.k
 

Viewers also liked (20)

8086 pin diagram description
8086 pin diagram description8086 pin diagram description
8086 pin diagram description
 
8086 pin function
8086 pin function8086 pin function
8086 pin function
 
PIN Specification of 8086 Microprocessor
PIN Specification of 8086 MicroprocessorPIN Specification of 8086 Microprocessor
PIN Specification of 8086 Microprocessor
 
8086 microprocessor
8086 microprocessor8086 microprocessor
8086 microprocessor
 
Minimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorMinimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 Microprocessor
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
 
PIN Specification of 8086 Microprocessor
PIN Specification of 8086 MicroprocessorPIN Specification of 8086 Microprocessor
PIN Specification of 8086 Microprocessor
 
8086 module 1 & 2 work
8086 module 1 & 2   work8086 module 1 & 2   work
8086 module 1 & 2 work
 
1326 Introduction To 8086 Microprocessor
1326 Introduction To 8086 Microprocessor1326 Introduction To 8086 Microprocessor
1326 Introduction To 8086 Microprocessor
 
The Intel 8086 microprocessor
The Intel 8086 microprocessorThe Intel 8086 microprocessor
The Intel 8086 microprocessor
 
INTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSORINTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSOR
 
Icws
IcwsIcws
Icws
 
8086 architecture
8086 architecture8086 architecture
8086 architecture
 
Architecture of 8086
Architecture of 8086Architecture of 8086
Architecture of 8086
 
8086 ppt
8086 ppt8086 ppt
8086 ppt
 
8255:ppi & 8259:pic
8255:ppi & 8259:pic 8255:ppi & 8259:pic
8255:ppi & 8259:pic
 
Bus Interfacing with Intel Microprocessors Based Systems
Bus Interfacing with Intel Microprocessors Based SystemsBus Interfacing with Intel Microprocessors Based Systems
Bus Interfacing with Intel Microprocessors Based Systems
 
Bidirectional data flow
Bidirectional data flowBidirectional data flow
Bidirectional data flow
 
Bus interface 8086
Bus interface 8086Bus interface 8086
Bus interface 8086
 
instruction set of 8086
instruction set of 8086instruction set of 8086
instruction set of 8086
 

Similar to 8086 pin details

pin-diagram-details-of-8086-microprocessor
pin-diagram-details-of-8086-microprocessorpin-diagram-details-of-8086-microprocessor
pin-diagram-details-of-8086-microprocessor
barsharoy19
 
8086 pin details.ppt
8086 pin details.ppt8086 pin details.ppt
8086 pin details.ppt
Madhan7771
 
8086 new
8086 new8086 new
8086 microprocessor
8086 microprocessor8086 microprocessor
8086 microprocessor
KARANKUMARSHUKLA
 
8086 introduction.pptx
8086 introduction.pptx8086 introduction.pptx
8086 introduction.pptx
kirankumar423676
 
8086 slide general short notes assembly languages.pptx
8086 slide general short notes assembly languages.pptx8086 slide general short notes assembly languages.pptx
8086 slide general short notes assembly languages.pptx
binaboss24
 
8086 signals
8086 signals8086 signals
8086 signals
mpsrekha83
 
8086 Microprocessor
8086 Microprocessor8086 Microprocessor
8086 Microprocessor
IshworKhatiwada
 
8086.pptx
8086.pptx8086.pptx
8086.pptx
ssuserc2adf8
 
8086 complete guide
8086 complete guide 8086 complete guide
8086 complete guide
SHREEHARI WADAWADAGI
 
8086 MICROPROCESSOR
8086 MICROPROCESSOR8086 MICROPROCESSOR
8086 MICROPROCESSOR
MINTU KUMAR SINGH
 
Application of 8086 and 8085 Microprocessor in Robots.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptxApplication of 8086 and 8085 Microprocessor in Robots.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptx
ssuser631ea0
 
8086 mprocessor.pptx
8086 mprocessor.pptx8086 mprocessor.pptx
8086 mprocessor.pptx
JahedulIslam53
 
Pin Description and Register Organization of 8086 Microprocessor
Pin Description and Register Organization of 8086 MicroprocessorPin Description and Register Organization of 8086 Microprocessor
Pin Description and Register Organization of 8086 Microprocessor
Muthusamy Arumugam
 
8086slide
8086slide8086slide
8086slide
dhulipudisatish
 
Notes-7_complete notes_8086.pdf
Notes-7_complete notes_8086.pdfNotes-7_complete notes_8086.pdf
Notes-7_complete notes_8086.pdf
VisheshYadav38
 
UNIT-II-8086.pptx
UNIT-II-8086.pptxUNIT-II-8086.pptx
UNIT-II-8086.pptx
parul757596
 
Intel 8086 internal architecture & pin diagram
Intel 8086 internal architecture & pin diagramIntel 8086 internal architecture & pin diagram
Intel 8086 internal architecture & pin diagram
krunal47
 
unit 4 mc.pdf
unit 4 mc.pdfunit 4 mc.pdf
unit 4 mc.pdf
ssuserdd904d
 
Lect 5
Lect 5Lect 5

Similar to 8086 pin details (20)

pin-diagram-details-of-8086-microprocessor
pin-diagram-details-of-8086-microprocessorpin-diagram-details-of-8086-microprocessor
pin-diagram-details-of-8086-microprocessor
 
8086 pin details.ppt
8086 pin details.ppt8086 pin details.ppt
8086 pin details.ppt
 
8086 new
8086 new8086 new
8086 new
 
8086 microprocessor
8086 microprocessor8086 microprocessor
8086 microprocessor
 
8086 introduction.pptx
8086 introduction.pptx8086 introduction.pptx
8086 introduction.pptx
 
8086 slide general short notes assembly languages.pptx
8086 slide general short notes assembly languages.pptx8086 slide general short notes assembly languages.pptx
8086 slide general short notes assembly languages.pptx
 
8086 signals
8086 signals8086 signals
8086 signals
 
8086 Microprocessor
8086 Microprocessor8086 Microprocessor
8086 Microprocessor
 
8086.pptx
8086.pptx8086.pptx
8086.pptx
 
8086 complete guide
8086 complete guide 8086 complete guide
8086 complete guide
 
8086 MICROPROCESSOR
8086 MICROPROCESSOR8086 MICROPROCESSOR
8086 MICROPROCESSOR
 
Application of 8086 and 8085 Microprocessor in Robots.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptxApplication of 8086 and 8085 Microprocessor in Robots.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptx
 
8086 mprocessor.pptx
8086 mprocessor.pptx8086 mprocessor.pptx
8086 mprocessor.pptx
 
Pin Description and Register Organization of 8086 Microprocessor
Pin Description and Register Organization of 8086 MicroprocessorPin Description and Register Organization of 8086 Microprocessor
Pin Description and Register Organization of 8086 Microprocessor
 
8086slide
8086slide8086slide
8086slide
 
Notes-7_complete notes_8086.pdf
Notes-7_complete notes_8086.pdfNotes-7_complete notes_8086.pdf
Notes-7_complete notes_8086.pdf
 
UNIT-II-8086.pptx
UNIT-II-8086.pptxUNIT-II-8086.pptx
UNIT-II-8086.pptx
 
Intel 8086 internal architecture & pin diagram
Intel 8086 internal architecture & pin diagramIntel 8086 internal architecture & pin diagram
Intel 8086 internal architecture & pin diagram
 
unit 4 mc.pdf
unit 4 mc.pdfunit 4 mc.pdf
unit 4 mc.pdf
 
Lect 5
Lect 5Lect 5
Lect 5
 

More from AJAL A J

KEAM KERALA ENTRANCE EXAM
KEAM KERALA ENTRANCE EXAMKEAM KERALA ENTRANCE EXAM
KEAM KERALA ENTRANCE EXAM
AJAL A J
 
Paleontology Career
Paleontology  CareerPaleontology  Career
Paleontology Career
AJAL A J
 
CHEMISTRY basic concepts of chemistry
CHEMISTRY  basic concepts of chemistryCHEMISTRY  basic concepts of chemistry
CHEMISTRY basic concepts of chemistry
AJAL A J
 
Ecology
EcologyEcology
Ecology
AJAL A J
 
Biogeochemical cycles
Biogeochemical cyclesBiogeochemical cycles
Biogeochemical cycles
AJAL A J
 
ac dc bridges
ac dc bridgesac dc bridges
ac dc bridges
AJAL A J
 
Hays bridge schering bridge wien bridge
Hays bridge  schering bridge  wien bridgeHays bridge  schering bridge  wien bridge
Hays bridge schering bridge wien bridge
AJAL A J
 
App Naming Tip
App Naming TipApp Naming Tip
App Naming Tip
AJAL A J
 
flora and fauna of himachal pradesh and kerala
flora and fauna of himachal pradesh and keralaflora and fauna of himachal pradesh and kerala
flora and fauna of himachal pradesh and kerala
AJAL A J
 
B.Sc Cardiovascular Technology(CVT)
 B.Sc Cardiovascular Technology(CVT)  B.Sc Cardiovascular Technology(CVT)
B.Sc Cardiovascular Technology(CVT)
AJAL A J
 
11 business strategies to make profit
11 business strategies to make profit 11 business strategies to make profit
11 business strategies to make profit
AJAL A J
 
PCOS Polycystic Ovary Syndrome
PCOS  Polycystic Ovary SyndromePCOS  Polycystic Ovary Syndrome
PCOS Polycystic Ovary Syndrome
AJAL A J
 
Courses and Career Options after Class 12 in Humanities
Courses and Career Options after Class 12 in HumanitiesCourses and Career Options after Class 12 in Humanities
Courses and Career Options after Class 12 in Humanities
AJAL A J
 
MANAGEMENT Stories
 MANAGEMENT Stories MANAGEMENT Stories
MANAGEMENT Stories
AJAL A J
 
NEET PREPRATION TIPS AND STRATEGY
NEET PREPRATION TIPS AND STRATEGYNEET PREPRATION TIPS AND STRATEGY
NEET PREPRATION TIPS AND STRATEGY
AJAL A J
 
REVOLUTIONS IN AGRICULTURE
REVOLUTIONS IN AGRICULTUREREVOLUTIONS IN AGRICULTURE
REVOLUTIONS IN AGRICULTURE
AJAL A J
 
NRI QUOTA IN NIT'S
NRI QUOTA IN NIT'S NRI QUOTA IN NIT'S
NRI QUOTA IN NIT'S
AJAL A J
 
Subjects to study if you want to work for a charity
Subjects to study if you want to work for a charitySubjects to study if you want to work for a charity
Subjects to study if you want to work for a charity
AJAL A J
 
IIT JEE A KERALA PERSPECTIVE
IIT JEE A KERALA PERSPECTIVE IIT JEE A KERALA PERSPECTIVE
IIT JEE A KERALA PERSPECTIVE
AJAL A J
 
Clat 2020 exam COMPLETE DETAILS
Clat 2020 exam COMPLETE DETAILSClat 2020 exam COMPLETE DETAILS
Clat 2020 exam COMPLETE DETAILS
AJAL A J
 

More from AJAL A J (20)

KEAM KERALA ENTRANCE EXAM
KEAM KERALA ENTRANCE EXAMKEAM KERALA ENTRANCE EXAM
KEAM KERALA ENTRANCE EXAM
 
Paleontology Career
Paleontology  CareerPaleontology  Career
Paleontology Career
 
CHEMISTRY basic concepts of chemistry
CHEMISTRY  basic concepts of chemistryCHEMISTRY  basic concepts of chemistry
CHEMISTRY basic concepts of chemistry
 
Ecology
EcologyEcology
Ecology
 
Biogeochemical cycles
Biogeochemical cyclesBiogeochemical cycles
Biogeochemical cycles
 
ac dc bridges
ac dc bridgesac dc bridges
ac dc bridges
 
Hays bridge schering bridge wien bridge
Hays bridge  schering bridge  wien bridgeHays bridge  schering bridge  wien bridge
Hays bridge schering bridge wien bridge
 
App Naming Tip
App Naming TipApp Naming Tip
App Naming Tip
 
flora and fauna of himachal pradesh and kerala
flora and fauna of himachal pradesh and keralaflora and fauna of himachal pradesh and kerala
flora and fauna of himachal pradesh and kerala
 
B.Sc Cardiovascular Technology(CVT)
 B.Sc Cardiovascular Technology(CVT)  B.Sc Cardiovascular Technology(CVT)
B.Sc Cardiovascular Technology(CVT)
 
11 business strategies to make profit
11 business strategies to make profit 11 business strategies to make profit
11 business strategies to make profit
 
PCOS Polycystic Ovary Syndrome
PCOS  Polycystic Ovary SyndromePCOS  Polycystic Ovary Syndrome
PCOS Polycystic Ovary Syndrome
 
Courses and Career Options after Class 12 in Humanities
Courses and Career Options after Class 12 in HumanitiesCourses and Career Options after Class 12 in Humanities
Courses and Career Options after Class 12 in Humanities
 
MANAGEMENT Stories
 MANAGEMENT Stories MANAGEMENT Stories
MANAGEMENT Stories
 
NEET PREPRATION TIPS AND STRATEGY
NEET PREPRATION TIPS AND STRATEGYNEET PREPRATION TIPS AND STRATEGY
NEET PREPRATION TIPS AND STRATEGY
 
REVOLUTIONS IN AGRICULTURE
REVOLUTIONS IN AGRICULTUREREVOLUTIONS IN AGRICULTURE
REVOLUTIONS IN AGRICULTURE
 
NRI QUOTA IN NIT'S
NRI QUOTA IN NIT'S NRI QUOTA IN NIT'S
NRI QUOTA IN NIT'S
 
Subjects to study if you want to work for a charity
Subjects to study if you want to work for a charitySubjects to study if you want to work for a charity
Subjects to study if you want to work for a charity
 
IIT JEE A KERALA PERSPECTIVE
IIT JEE A KERALA PERSPECTIVE IIT JEE A KERALA PERSPECTIVE
IIT JEE A KERALA PERSPECTIVE
 
Clat 2020 exam COMPLETE DETAILS
Clat 2020 exam COMPLETE DETAILSClat 2020 exam COMPLETE DETAILS
Clat 2020 exam COMPLETE DETAILS
 

Recently uploaded

aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
siemaillard
 
Chapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptxChapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptx
Mohd Adib Abd Muin, Senior Lecturer at Universiti Utara Malaysia
 
Home assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdfHome assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdf
Tamralipta Mahavidyalaya
 
Basic phrases for greeting and assisting costumers
Basic phrases for greeting and assisting costumersBasic phrases for greeting and assisting costumers
Basic phrases for greeting and assisting costumers
PedroFerreira53928
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
Jisc
 
PART A. Introduction to Costumer Service
PART A. Introduction to Costumer ServicePART A. Introduction to Costumer Service
PART A. Introduction to Costumer Service
PedroFerreira53928
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptxStudents, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
EduSkills OECD
 
Fish and Chips - have they had their chips
Fish and Chips - have they had their chipsFish and Chips - have they had their chips
Fish and Chips - have they had their chips
GeoBlogs
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
MIRIAMSALINAS13
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
GeoBlogs
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
How to Create Map Views in the Odoo 17 ERP
How to Create Map Views in the Odoo 17 ERPHow to Create Map Views in the Odoo 17 ERP
How to Create Map Views in the Odoo 17 ERP
Celine George
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
Vivekanand Anglo Vedic Academy
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
Celine George
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
RaedMohamed3
 
The Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve ThomasonThe Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve Thomason
Steve Thomason
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 

Recently uploaded (20)

aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
Chapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptxChapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptx
 
Home assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdfHome assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdf
 
Basic phrases for greeting and assisting costumers
Basic phrases for greeting and assisting costumersBasic phrases for greeting and assisting costumers
Basic phrases for greeting and assisting costumers
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
 
PART A. Introduction to Costumer Service
PART A. Introduction to Costumer ServicePART A. Introduction to Costumer Service
PART A. Introduction to Costumer Service
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptxStudents, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
 
Fish and Chips - have they had their chips
Fish and Chips - have they had their chipsFish and Chips - have they had their chips
Fish and Chips - have they had their chips
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
How to Create Map Views in the Odoo 17 ERP
How to Create Map Views in the Odoo 17 ERPHow to Create Map Views in the Odoo 17 ERP
How to Create Map Views in the Odoo 17 ERP
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
 
Model Attribute Check Company Auto Property
Model Attribute  Check Company Auto PropertyModel Attribute  Check Company Auto Property
Model Attribute Check Company Auto Property
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
 
The Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve ThomasonThe Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve Thomason
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 

8086 pin details

  • 1. AJAL.A.J professorajal@gmail.com DEPARTMENT OF ECE UNIVERSAL ENGINEERING COLLEGE, VALLIVATTOM P.O, THRISSUR 1
  • 2.  Intel 8086 was launched in 1978.  It was the first 16-bit microprocessor.  This microprocessor had major improvement over the execution speed of 8085.  It is available as 40-pin Dual-Inline-Package (DIP). 2
  • 3. It is available in three versions:  8086 (5 MHz)  8086-2 (8 MHz)  8086-1 (10 MHz) It consists of 29,000 transistors. 3
  • 4.  It has a 16 line data bus.  And bus. 20 line address  It could address up to 1 MB of memory.  It has more than 20,000 instructions.  It supports multiplication and division. 4
  • 5. 5
  • 6.  These lines are multiplexed bidirectional address/data bus.  During T1, they carry lower order 16-bit address.  In the remaining clock cycles, they carry 16-bit data.  AD0-AD7 carry lower order byte of data.  AD8-AD15 carry higher order byte of data. 6
  • 7. These lines are multiplexed unidirectional address and status bus. During T1, they carry higher order 4-bit address. In the remaining clock cycles, they carry status signals. 7
  • 8.  BHE stands for Bus High Enable.  BHE signal is used to indicate the transfer of data over higher order data bus (D8 – D15).  8-bit I/O devices use this signal.  It is multiplexed with status pin S7. 8
  • 9. It is a read signal used for read operation. It is an output signal. It is an active low signal. 9
  • 10.  This is an acknowledgement signal from slower I/O devices or memory.  It is an active high signal.  When high, it indicates that the device is ready to transfer data.  When low, then microprocessor is in wait state. 10
  • 11. It is a system reset. It is an active high signal. When high, microprocessor enters into reset state and terminates the current activity. It must be active for at least four clock cycles to reset the microprocessor. 11
  • 12. It is an interrupt request signal. It is active high. It is level triggered. 12
  • 13. It is a non-maskable interrupt signal. It is an active high. It is an edge triggered interrupt. 13
  • 14. It is used to test the status of math coprocessor 8087. The BUSY pin of 8087 is connected to this pin of 8086. If low, execution continues else microprocessor is in wait state. 14
  • 15. This clock input provides the basic timing for processor operation. It is symmetric square wave with 33% duty cycle. The range of frequency of different versions is 5 MHz, 8 MHz and 10 MHz. 15
  • 16. VCC is power supply signal. +5V DC is supplied through this pin. VSS is ground signal. 16
  • 17. 8086 works in two modes:  Minimum Mode  Maximum Mode If MN/MX is high, it works in minimum mode. If MN/MX is low, it works in maximum mode. 17
  • 18. Pins 24 to 31 issue two different sets of signals. One set of signals is issued when CPU operates in minimum mode. Other set of signals is issued when CPU operates in maximum mode. 18
  • 19. 19
  • 20. This is an interrupt acknowledge signal. When microprocessor receives INTR signal, it acknowledges the interrupt by generating this signal. It is an active low signal. 20
  • 21.  This is an Address Latch Enable signal.  It indicates that valid address is available on bus AD0 – AD15.  It is an active high signal and remains high during T1 state.  It is connected to enable pin of latch 8282. 21
  • 22. This is a Data Enable signal. This signal is used to enable the transceiver 8286. Transceiver is used to separate the data from the address/data bus. It is an active low signal. 22
  • 23. This is a Data Transmit/Receive signal. It decides the direction of data flow through the transceiver. When it is high, data is transmitted out. When it is low, data is received in. 23
  • 24. This signal is issued by the microprocessor to distinguish memory access from I/O access. When it is high, memory is accessed. When it is low, I/O devices are accessed. 24
  • 25. It is a Write signal. It is used to write data in memory or output device depending on the status of M/IO signal. It is an active low signal. 25
  • 26. It is a Hold Acknowledge signal. It is issued after receiving the HOLD signal. It is an active high signal. 26
  • 27. When DMA controller needs to use address/data bus, it sends a request to the CPU through this pin. It is an active high signal. When microprocessor receives HOLD signal, it issues HLDA signal to the DMA controller. 27
  • 28. 28
  • 29. These pins provide the status of instruction queue. QS1 QS0 Status 0 0 No operation 0 1 1st byte of opcode from queue 1 0 Empty queue 1 1 Subsequent byte from queue 29
  • 30. These status signals indicate the operation being done by the microprocessor. This information is required by the Bus Controller 8288. Bus controller 8288 generates all memory and I/O control signals. 30
  • 31. S2 S1 S0 Status 0 0 0 Interrupt Acknowledge 0 0 1 I/O Read 0 1 0 I/O Write 0 1 1 Halt 1 0 0 Opcode Fetch 1 0 1 Memory Read 1 1 0 Memory Write 1 1 1 Passive 31
  • 32.  This signal indicates that other processors should not ask CPU to relinquish the system bus.  When it goes low, all interrupts are masked and HOLD request is not granted.  This pin is activated by using LOCK prefix on any instruction. 32
  • 33.  These pins. are Request/Grant  Other processors request the CPU through these lines to release the system bus.  After receiving the request, CPU sends acknowledge signal on the same lines.  RQ/GT0 has higher priority than RQ/GT1. 33
  • 34. The READY input causes wait states for slower memory & I/O components. A wait state(Tw) is an extra clocking period, inserted between T2 & T3, that lengthens the bus cycle. If one wait state in inserted, then the memory access time, normally 460 ns with a 5 MHz clock, is lengthened by one clocking period (200ns) to 660 ns.
  • 35. m 35
  • 36. m 36
  • 37. m 37
  • 38. a 38
  • 39. a 39
  • 40. a 40
  • 41. 41