Downloaded 260 times
Uploaded bystevencollins
PPT, PDF7,808 views
8 Bit A L U
This document outlines the design and implementation of an 8-bit ALU (arithmetic logic unit). Basic logic gates like NOR and NAND were created first. D flip-flops and multiplexers were used to store and select data. An XOR gate, 1-bit full adder, 1-bit full subtractor, and 1-bit ALU were designed and tested. Finally, an 8-bit ALU was implemented and tested for minimum size and maximum speed.
8 Bit A L U
- 1. 8-bit ALU (AND,OR, ADD, SUB)
- 2. Basic Building BlocksTo initiate the project, we needed to create the basic building blocks: AND, NAND, OR, and NOR gates. Since a NOR gate and NAND gate input with A not and B not are a AND gate and a OR gate, respectively, we need only design a NOR and NAND.
- 3.
- 4.
- 5.
- 6.
- 7. Data Holding andSelection To store data, we used D flip-flops at data input and data output. Usage of the D flip-flops also gave our team access to the A not and B not needed for the AND and OR gates. For data selection at the output, we used 4-1 MUX’s for each bit.
- 8.
- 9.
- 10.
- 11.
- 12. XOR (used in Adder/Subtractor) XOR Layout XOR Transient
- 13.
- 14.
- 15.
- 16.
- 17.
- 18.
- 19.
- 20.
- 21.
- 22.
- 23.
- 24.
- 25.
- 26.
- 27. Conclusion This projectwas successful due to teamwork and dedication. My team and I were able to design, test, and build an 8-bit ALU with emphasis on minimum chip size and maximum speed.