SlideShare a Scribd company logo
1 of 15
Download to read offline
Lecture 010 – Introduction (3/24/10) Page 010-1 
LECTURE 010 - INTRODUCTION TO CMOS ANALOG CIRCUIT 
DESIGN 
LECTURE ORGANIZATION 
Outline 
• Introduction 
• What is Analog Design? 
• Skillset for Analog IC Circuit Design 
• Trends in Analog IC Design 
• Notation, Terminology and Symbols 
• Summary 
CMOS Analog Circuit Design, 2nd Edition Reference 
Pages 1-16 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-2 
INTRODUCTION 
Course Objective 
This course teaches analog integrated circuit design using CMOS technology. 
VDD 
I4 I5 
M4 M5 
I7 
M6 M7 
M8 M9 
M10 M11 
vOUT 
CL 
070209-01 
VPB1 
I6 
VPB2 
VNB2 
+ 
− 
vIN 
I1 I2 
VNB1 
M1 M2 
M3 
I3 
SPECIFICATIONS 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-3 
Course Prerequisites 
• Basic understanding of electronics 
- Active and passive components 
- Large and small signal models 
- Frequency response 
• Circuit analysis techniques 
- Mesh and loop equations 
- Superposition, Thevenin and Norton’s equivalent circuits 
• Integrated circuit technology 
- Basics process steps 
- PN junctions 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-4 
Course Organization – Based on 2nd Ed. of CMOS Analog Circuit Design 
Chapter 8 
Chapter 10 
D/A and A/D 
Converters 
CMOS/BiCMOS 
Comparators 
070209-02 
Chapter 9 
Switched Capaci-tor 
Circuits 
Systems 
Chapter 6 
Simple CMOS & 
BiCMOS OTA's 
Chapter 7 
High Performance 
OTA's 
Chapter 4 
CMOS 
Subcircuits 
Chapter 10 
D/A and A/D 
Converters 
Chapter 5 
CMOS 
Amplifiers 
Chapter 11 
Analog 
Systems 
Chapter 2 
CMOS/BiCMOS 
Technology 
Chapter 3 
CMOS/BiCMOS 
Modeling 
Complex 
Simple 
Circuits 
Devices 
Introduction 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-5 
References 
1.) P.E. Allen and D.R. Holberg, CMOS Analog Circuit Design – 2nd Ed., Oxford 
University Press, 2002. 
2.) P.R. Gray, P.J. Hurst, S.H. Lewis and R.G. Meyer, Analysis and Design of Analog 
Integrated Circuits – 4th Ed., John Wiley and Sons, Inc., 2001. 
3.) B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., 2001. 
4.) R.J. Baker, H.W. Li and D.E. Boyce, CMOS Circuit Design, Layout, and 
Simulation, IEEE Press, 1998. 
5.) D. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley and Sons, 
Inc., 1997. 
6.) K.R. Laker and W.M.C. Sansen, Design of Analog Integrated Circuits and Systems, 
McGraw-Hill, Inc., 1994. 
7.) R.L. Geiger, P.E. Allen and N.R. Strader, VLSI Techniques for Analog and Digital 
Circuits, McGraw-Hill, Inc., 1990. 
8.) A. Hastings, The Art of Analog Layout – 2nd Ed., Prentice-Hall, Inc., 2005. 
9.) J. Williams, Ed., Analog Circuit Design - Art, Science, and Personalities, 
Butterworth-Heinemann, 1991. 
10.) R.A. Pease, Troubleshooting Analog Circuits, Butterworth-Heinemann, 1991. 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-6 
Course Philosophy 
This course emphasizes understanding of analog integrated circuit design. 
Although simulators are very powerful, the designer must understand the circuit before 
using the computer to simulate a circuit. 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-7 
WHAT IS ANALOG DESIGN? 
Analysis versus synthesis (design) 
System 1 
System 2 
System ANALYSIS Properties DESIGN 
Properties 
System 3 
System 4 
031028-01 
• Analysis: Given a system, find its properties. The solution is unique. 
• Design: Given a set of properties, find a system possessing them. The solution is rarely 
unique. 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-8 
The Analog IC Design Process 
Conception of the idea 
Definition of the design 
Implementation 
Simulation 
Physical Definition 
Physical Verification 
Parasitic Extraction 
Fabrication 
Testing and Verification 
Product 
Comparison 
with design 
specifications 
Comparison 
with design 
specifications 
Electrical 
Design 
Physical 
Design 
Fabrication 
Testing and 
Product 
Development 
Fig. 1.1-2 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-9 
What is Electrical Design? 
Electrical design is the process of going from the specifications to a circuit solution. The 
inputs and outputs of electrical design are: 
L 
W 
W/L ratios 
Analog 
M3 M4 
Cc Integrated 
- 
M1 M2 
vin 
Circuit Design 
+ 
M5 
M6 
M7 
vout 
VDD 
VSS 
+ 
- 
VBias 
CL 
Topology 
DC Currents 
Circuit or 
systems 
specifications 
Fig. 1.1-3 
The electrical design requires active and passive device electrical models for 
- Creating the design 
- Verifying the design 
- Determining the robustness of the design 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-10 
Steps in Electrical Design 
1.) Selection of a solution 
- Examine previous designs 
- Select a solution that is simple 
2.) Investigate the solution 
- Analyze the performance (without a computer) 
- Determine the strengths and weaknesses of the solution 
3.) Modification of the solution 
- Use the key principles, concepts and techniques to implement 
- Evaluate the modifications through analysis (still no computers) 
4.) Verification of the solution 
- Use a simulator with precise models and verify the 
solution 
- Large disagreements with the hand analysis and 
computer verification should be carefully examined. 
? 
0601216-02 
M11 
VDD 
M10 -A 
M8 M9 
-A -A 
M4 
M7 
M5 
M3 
M6 
VPB1 
+ 
− 
vIN 
M1M2 
VNB1 
M4 
M5 
M10 M1 
VD 
M3 
M7 
M8 M9 
M6 
VPB1 
-A 
-A-A 
+ 
vIN 
− 
M1M2 
VNB1 
3.245 
? ? 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-11 
What is Physical Design? 
Physical design is the process of representing the electrical design in a layout consisting 
of many distinct geometrical rectangles at various levels. The layout is then used to 
create the actual, three-dimensional integrated circuit through a process called 
fabrication. 
CIRCUIT LAYOUT FABRICATION 
Blue Green Black Red Orange White 
n+ p+ Metal Poly p-well n-substrate 
vout 
M2 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
(2.5V) (2.5V) p+ yy p+ n+ n+ 
5V vin 
Ground 
M1 
+5V 
M2 
vout 
vin 
M1 
031113-01 
 
 
 
 
yy 
p-well 
n-substrate 
n-substrate 
 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-12 
What is the Layout Process? 
1.) The inputs are the W/L values and the schematic (generally from schematic entry 
used for simulation). 
2.) A CAD tool is used to enter the various geometries. The designer must enter the 
location, shape, and level of the particular geometry. 
3.) During the layout, the designer must obey a set of rules called design rules. These 
rules are for the purpose of ensuring the robustness and reliability of the technology. 
4.) Once the layout is complete, then a process called layout versus schematic (LVS) is 
applied to determine if the physical layout represents the electrical schematic. 
5.) The next step is now that the physical dimensions of the design are known, the 
parasitics can be extracted. These parasitics primarily include: 
a.) Capacitance from a conductor to ground 
b.) Capacitance between conductors 
c.) Bulk resistance 
6.) The extracted parasitics are entered into the simulated database and the design is re-simulated 
to insure that the parasitics will not cause the design to fail. 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-13 
Packaging† 
Packaging of the integrated circuit is an important part of the physical design process. 
The function of packaging is: 
1.) Protect the integrated circuit 
2.) Power the integrated circuit 
3.) Cool the integrated circuit 
4.) Provide the electrical and mechanical connection between the integrated circuit and 
the outside world. 
Packaging steps: 
Dicing 
the wafer 
Attachment 
of the chip to 
a lead frame 
Connecting 
the chip to 
a lead frame 
Encapsulating the 
chip and lead 
frame in a package 
031115-01 
Other considerations of packaging: 
• Speed 
• Parasitics (capacitive and inductive) 
† Rao Tummala, “Fundamentals of Microsystems Packaging,” McGraw-Hill, NY, 2001. 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-14 
What is Test Design? 
Test design is the process of coordinating, planning and implementing the 
measurement of the analog integrated circuit performance. 
Objective: To compare the experimental performance with the specifications and/or 
simulation results. 
Types of tests: 
• Functional – verification of the nominal specifications 
• Parametric – verification of the characteristics to within a specified tolerance 
• Static – verification of the static (AC and DC) characteristics of a circuit or system 
• Dynamic – verification of the dynamic (transient) characteristics of a circuit or system 
Additional Considerations: 
Should the testing be done at the wafer level or package level? 
How do you remove the influence (de-embed) of the measurement system from the 
measurement? 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-15 
ANALOG INTEGRATED CIRCUIT DESIGN SKILLSET 
Characteristics of Analog Integrated Circuit Design 
• Done at the circuits level 
• Complexity is high 
• Continues to provide challenges as technology evolves 
• Demands a strong understanding of the principles, concepts and techniques 
• Good designers generally have a good physics background 
• Must be able to make appropriate simplifications and assumptions 
• Requires a good grasp of both modeling and technology 
• Have a wide range of skills - breadth (analog only is rare) 
• Be able to learn from failure 
• Be able to use simulation correctly 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-16 
Understanding Technology 
Understanding technology helps the analog IC designer to know the limits of the 
technology and the influence of the technology on the design. 
Device Parasitics: 
Connection Parasitics: 
Drain 
RD 
CGD CBD 
RG RB 
Gate Bulk 
CGB 
CGS CBS 
RS 
Source 
Collector 
RC 
RB 
Cμ CJS 
RSub 
RE 
Cπ 
Base 
Substrate 
Emitter 
050319-05 
+5V 
M2 
vin vout 
M1 
vin 
+5V 
M2 
M1 
050304-01 
vout 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-17 
Implications of Smaller Technology on IC Design 
The good: 
• Smaller geometries 
• Smaller parasitics 
• Higher transconductance 
• Higher bandwidths 
The bad: 
• Reduced voltages 
• Smaller channel resistances (lower gain) 
• More nonlinearity 
• Deviation from square-law behavior 
The challenging: 
• Increased substrate noise in mixed signal applications 
• Threshold voltages are not scaling with power supply 
• Reduced dynamic range 
• Poor matching at minimum channel length 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-18 
Understanding Modeling 
Modeling: 
Modeling is the process by which the electrical properties of an electronic circuit or 
system are represented by means of mathematical equations, circuit representations, 
graphs or tables. 
Models permit the predicting or verification of the performance of an electronic 
circuit or system. 
Electronic 
Circuits 
and 
Systems 
Equations, 
Circuit 
representations, 
graphs, tables 
Prediction or 
verification of 
circuit or system 
performance 
Electronic Modeling Process 
030130-02 
Examples: 
Ohm’s law, the large signal model of a MOSFET, the I-V curves of a diode, etc. 
Goal: 
Models that are simple and allow the designer to understand the circuit performance. 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-19 
Key Principles, Concepts and Techniques of Analog IC Design 
• Principles mean fundamental laws that 
are precise and never change. 
(Webster – A comprehensive and 
fundamental law, doctrine, or 
assumption. The laws or facts of nature 
underlying the working of an artificial 
device.) 
• Concepts will include relationships, 
“soft-laws” (ones that are generally 
true), analytical tools, things worth 
remembering. 
(Webster – An abstract idea generalized 
from particular instances.) 
• Techniques will include the assumptions, 
“tricks”, tools, methods that one uses to simplify and understand. 
Techniques 
Tricks 
Analog 
IC Design 
Process 
Principles (laws) 
used in design 
Concepts - 
Information 
that enhances 
design 
040511-01 
(Webster – The manner in which technical details are treated, a method of 
accomplishing a desired aim or goal.) 
Analog 
Design 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-20 
Complexity in Analog Design 
Analog design is normally done in a non-hierarchical manner and makes little use of 
repeated blocks. As a consequence, analog design can become quite complex and 
challenging. 
How do you handle the complexity? 
1.) Use as much hierarchy as possible. 
2.) Use appropriate organization 
techniques. 
3.) Document the design in an efficient 
manner. 
4.) Make use of assumptions and 
simplifications. 
5.) Use simulators appropriately. 
Systems Level (ADC) 
Circuits Level (op amps) 
Block Level (amplifier) 
Sub-block Level (current sink) 
Components (transistor) 
Systems 
Circuits 
Components 
031030-03 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-21 
Assumptions 
Assumptions: 
An assumption is taking something to be true without formal proof. Assumptions in 
analog circuit design are used for simplifying the analysis or design. The goal of an 
assumption is to separate the essential information from the nonessential information 
of a problem. 
The elements of an assumption are: 
1.) Formulating the assumption to simplify the problem without eliminating the 
essential information. 
2.) Application of the assumption to get a solution or result. 
3.) Verification that the assumption was in fact appropriate. 
Examples: 
Neglecting a large resistance in parallel with a small resistance 
Miller effect to find a dominant pole 
Finding the roots of a second-order polynomial assuming the roots are real and 
separated 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-22 
WHERE IS ANALOG IC DESIGN TODAY? 
Analog IC Design has Reached Maturity 
There are established fields of application: 
• Digital-analog and analog-digital conversion 
• Disk drive controllers 
• Modems - filters 
• Bandgap reference 
• Analog phase lock loops 
• DC-DC conversion 
• Buffers 
• Codecs 
• Etc. 
Existing philosophy regarding analog circuits: 
“If it can be done economically by digital, don’t use analog.” 
Consequently: 
Analog finds applications where speed, area, or power have advantages over a digital 
approach. 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-23 
Analog IC Design Challenges 
Technology: 
• Digital circuits have scaled well with technology 
• Analog does not benefit as much from smaller features 
- Speed increases 
- Gain decreases 
- Matching decreases 
- Nonlinearity increases 
- New issues appear such as gate current leakage 
Analog Circuit Challenges: 
• Trade offs are necessary between linearity, speed, precision and power 
• As analog is combined with more digital, substrate interference will become worse 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-24 
Digitally Assisted Analog Circuits 
Use digital circuits which work better at 
scaled technologies to improve analog 
circuits that do not necessarily improve 
with technology scaling. 
Principles and Techniques: 
• Open-loop vs. closed loop 
- Open loop is less accurate but smaller  Faster, less power 
- Closed-loop is more accurate but larger  Slower, more power 
• Averaging 
- Increase of accuracy  Smaller devices, more speed 
• Calibration 
- Accuracy increases  Increased resolution with same area 
• Dynamic Element Matching 
- Enhancement of component precision 
• Doubly correlated sampling 
- Reduction of dc influences (noise, offset)  Smaller devices, more speed 
• Etc. 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-25 
What is the Future of Analog IC Design? 
• More creative circuit solutions are required to achieve the desired performance. 
• Analog circuits will continue to be a part of large VLSI digital systems 
• Interference and noise will become even more serious as the chip complexity increases 
• Packaging will be an important issue and offers some interesting solutions 
• Analog circuits will always be at the cutting edge of performance 
• Analog designer must also be both a circuit and systems designer and must know: 
Technology and modeling 
Analog circuit design 
VLSI digital design 
System application concepts 
• There will be no significantly new and different technologies - innovation will combine 
new applications with existing or improved technologies 
• Semicustom methodology will eventually evolve with CAD tools that will allow: 
- Design capture and reuse 
- Quick extraction of model parameters from new technology 
- Test design 
- Automated design and layout of simple analog circuits 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-26 
NOTATION, TERMINOLOGY AND SYMBOLOGY 
Definition of Symbols for Various Signals 
Signal Definition Quantity Subscript Example 
Total instantaneous value of the signal Lowercase Uppercase qA 
DC value of the signal Uppercase Uppercase QA 
AC value of the signal Lowercase Lowercase qa 
Complex variable, phasor, or rms value 
Uppercase Lowercase Qa 
of the signal 
Example: 
t 
id 
ID iD 
Idm 
Fig. 1.4-1 
Drain Current 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-27 
MOS Transistor Symbols 
G 
D 
S 
G 
S 
D 
G 
G 
D 
S 
D 
S 
Enhancement 
NMOS with 
VBS = 0V. 
Enhancement 
NMOS with 
VBS  0V. 
B G 
S 
D 
Enhancement 
PMOS with 
VBS = 0V. 
B 
G 
S 
D 
Enhancement 
PMOS with 
VBS  0V. 
Simple 
NMOS 
symbol 
Simple 
PMOS 
symbol 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-28 
Other Schematic Symbols 
+ 
- 
Differential amplifier, 
op amp, or comparator 
+ 
- 
V 
+ 
- 
V 
Independent 
voltage sources 
+ 
V1 GmV1 
- 
Independent 
current source 
I2 
+- 
+ 
+ 
- 
+ 
V 
V1 AvV1 V2 
- 
- 
Voltage-controlled, 
voltage source 
+- 
+ 
V2 
- 
I1 
RmI1 
Voltage-controlled, 
current source 
I1 I2 
AiI1 
Current-controlled, 
voltage source 
Current-controlled, 
current source 
CMOS Analog Circuit Design © P.E. Allen - 2010
Lecture 010 – Introduction (3/24/10) Page 010-29 
Three-Terminal Notation 
QABC 
A = Terminal with the larger magnitude of potential 
B = Terminal with the smaller magnitude of potential 
C = Condition of the remaining terminal with respect to terminal B 
C = 0  There is an infinite resistance between terminal B and the 3rd terminal 
C = S  There is a zero resistance between terminal B and the 3rd terminal 
C = R  There is a finite resistance between terminal B and the 3rd terminal 
C = X  There is a voltage source in series with a resistor between terminal B 
and the 3rd terminal in such a manner as to reverse bias a PN 
junction. 
Examples 
- 
+ 
VGS 
S D 
G 
CDGS 
D 
S 
G 
IDSS 
+ 
IDS BVDGO 
- 
S D 
G 
(a.) (b.) (c.) 
(a.) Capacitance from drain to gate with the source shorted to the gate. 
(b.) Drain-source current when gate is shorted to source (depletion device) 
(c.) Breakdown voltage from drain to gate with the source is open- circuited to the gate. 
CMOS Analog Circuit Design © P.E. Allen - 2010 
Lecture 010 – Introduction (3/24/10) Page 010-30 
SUMMARY 
• Successful analog IC design proceeds with understanding the circuit before simulation. 
• Analog IC design consists of three major steps: 
1.) Electrical design  Topology, W/L values, and dc currents 
2.) Physical design (Layout) 
3.) Test design (Testing) 
• Analog designers must be flexible and have a skill set that allows one to simplify and 
understand a complex problem 
• Analog IC design has reached maturity and is here to stay. 
• The appropriate philosophy is “If it can be done economically by digital, don’t use 
analog”. 
• As a result of the above, analog finds applications where speed, area, or power result in 
advantages over a digital approach. 
• Deep-submicron technologies will offer exciting challenges to the creativity of the 
analog designer. 
CMOS Analog Circuit Design © P.E. Allen - 2010

More Related Content

What's hot

Emona-based Interactive Amplitude Modulation/Demodulation iLab
Emona-based Interactive Amplitude Modulation/Demodulation iLabEmona-based Interactive Amplitude Modulation/Demodulation iLab
Emona-based Interactive Amplitude Modulation/Demodulation iLabHuynh MVT
 
Final Presentation edited by Dr MBI
Final Presentation edited by Dr MBIFinal Presentation edited by Dr MBI
Final Presentation edited by Dr MBIMANIKUMAR MARIMUTHO
 
Amplitude Modulation Circuit Implementation for use in a Communication Course...
Amplitude Modulation Circuit Implementation for use in a Communication Course...Amplitude Modulation Circuit Implementation for use in a Communication Course...
Amplitude Modulation Circuit Implementation for use in a Communication Course...Huynh MVT
 
Modelling of next zen memory cell using low power consuming high speed nano d...
Modelling of next zen memory cell using low power consuming high speed nano d...Modelling of next zen memory cell using low power consuming high speed nano d...
Modelling of next zen memory cell using low power consuming high speed nano d...eSAT Journals
 
Design and optimization of a new compact 2.4 GHz-bandpass filter using DGS te...
Design and optimization of a new compact 2.4 GHz-bandpass filter using DGS te...Design and optimization of a new compact 2.4 GHz-bandpass filter using DGS te...
Design and optimization of a new compact 2.4 GHz-bandpass filter using DGS te...TELKOMNIKA JOURNAL
 
Microstructure anlaysis and enhancement of nodular cast iron using digital im...
Microstructure anlaysis and enhancement of nodular cast iron using digital im...Microstructure anlaysis and enhancement of nodular cast iron using digital im...
Microstructure anlaysis and enhancement of nodular cast iron using digital im...eSAT Journals
 
BU (UVCE)5th Sem Electronics syllabus copy from Lohith kumar R
BU (UVCE)5th Sem Electronics syllabus copy from Lohith kumar R BU (UVCE)5th Sem Electronics syllabus copy from Lohith kumar R
BU (UVCE)5th Sem Electronics syllabus copy from Lohith kumar R UVCE
 
Reliability testing methods
Reliability testing methodsReliability testing methods
Reliability testing methodsAjit C
 
Lect5stickdiagramlayoutrules 1226994677707873-9
Lect5stickdiagramlayoutrules 1226994677707873-9Lect5stickdiagramlayoutrules 1226994677707873-9
Lect5stickdiagramlayoutrules 1226994677707873-9Arul Kumar
 
Floorplanning in physical design
Floorplanning in physical designFloorplanning in physical design
Floorplanning in physical designMurali Rai
 
EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE ME...
EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE ME...EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE ME...
EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE ME...EEIJ journal
 
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram CellIRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram CellIRJET Journal
 
3D IC Technology
3D IC Technology3D IC Technology
3D IC TechnologyAnupama K
 
Jawad Ali Khan
Jawad Ali KhanJawad Ali Khan
Jawad Ali KhanJawad Khan
 

What's hot (19)

Emona-based Interactive Amplitude Modulation/Demodulation iLab
Emona-based Interactive Amplitude Modulation/Demodulation iLabEmona-based Interactive Amplitude Modulation/Demodulation iLab
Emona-based Interactive Amplitude Modulation/Demodulation iLab
 
Final Presentation edited by Dr MBI
Final Presentation edited by Dr MBIFinal Presentation edited by Dr MBI
Final Presentation edited by Dr MBI
 
Vlsi td introduction
Vlsi td introductionVlsi td introduction
Vlsi td introduction
 
Amplitude Modulation Circuit Implementation for use in a Communication Course...
Amplitude Modulation Circuit Implementation for use in a Communication Course...Amplitude Modulation Circuit Implementation for use in a Communication Course...
Amplitude Modulation Circuit Implementation for use in a Communication Course...
 
Modelling of next zen memory cell using low power consuming high speed nano d...
Modelling of next zen memory cell using low power consuming high speed nano d...Modelling of next zen memory cell using low power consuming high speed nano d...
Modelling of next zen memory cell using low power consuming high speed nano d...
 
3D-DRESD Alberto Gallini
3D-DRESD Alberto Gallini3D-DRESD Alberto Gallini
3D-DRESD Alberto Gallini
 
Design and optimization of a new compact 2.4 GHz-bandpass filter using DGS te...
Design and optimization of a new compact 2.4 GHz-bandpass filter using DGS te...Design and optimization of a new compact 2.4 GHz-bandpass filter using DGS te...
Design and optimization of a new compact 2.4 GHz-bandpass filter using DGS te...
 
Microstructure anlaysis and enhancement of nodular cast iron using digital im...
Microstructure anlaysis and enhancement of nodular cast iron using digital im...Microstructure anlaysis and enhancement of nodular cast iron using digital im...
Microstructure anlaysis and enhancement of nodular cast iron using digital im...
 
BU (UVCE)5th Sem Electronics syllabus copy from Lohith kumar R
BU (UVCE)5th Sem Electronics syllabus copy from Lohith kumar R BU (UVCE)5th Sem Electronics syllabus copy from Lohith kumar R
BU (UVCE)5th Sem Electronics syllabus copy from Lohith kumar R
 
Syllabus
SyllabusSyllabus
Syllabus
 
3D-DRESD CiTiEs - ROMe
3D-DRESD CiTiEs  - ROMe3D-DRESD CiTiEs  - ROMe
3D-DRESD CiTiEs - ROMe
 
Reliability testing methods
Reliability testing methodsReliability testing methods
Reliability testing methods
 
Lect5stickdiagramlayoutrules 1226994677707873-9
Lect5stickdiagramlayoutrules 1226994677707873-9Lect5stickdiagramlayoutrules 1226994677707873-9
Lect5stickdiagramlayoutrules 1226994677707873-9
 
First_Bin_Jan_2015
First_Bin_Jan_2015First_Bin_Jan_2015
First_Bin_Jan_2015
 
Floorplanning in physical design
Floorplanning in physical designFloorplanning in physical design
Floorplanning in physical design
 
EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE ME...
EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE ME...EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE ME...
EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE ME...
 
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram CellIRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
 
3D IC Technology
3D IC Technology3D IC Technology
3D IC Technology
 
Jawad Ali Khan
Jawad Ali KhanJawad Ali Khan
Jawad Ali Khan
 

Viewers also liked

Main News
Main NewsMain News
Main NewsIqraf
 
Electronic white noise signal generator instrument
Electronic white noise signal generator instrumentElectronic white noise signal generator instrument
Electronic white noise signal generator instrumentIoan Tudosa
 
A 3-10 GHz SiGe LNA for Ultrawideband Applications
A 3-10 GHz SiGe LNA for Ultrawideband ApplicationsA 3-10 GHz SiGe LNA for Ultrawideband Applications
A 3-10 GHz SiGe LNA for Ultrawideband ApplicationsRFIC-IUMA
 
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...eSAT Journals
 
CMOS Analog Design Lect 4
CMOS Analog Design  Lect 4CMOS Analog Design  Lect 4
CMOS Analog Design Lect 4carlosgalup
 
CMOS Analog Design Lect 1
CMOS Analog Design  Lect 1CMOS Analog Design  Lect 1
CMOS Analog Design Lect 1carlosgalup
 
Fabrication of silicon on insulator (soi)
Fabrication of silicon on insulator (soi)Fabrication of silicon on insulator (soi)
Fabrication of silicon on insulator (soi)Pooja Shukla
 
Lec4 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMOS
Lec4 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMOSLec4 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMOS
Lec4 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMOSHsien-Hsin Sean Lee, Ph.D.
 
Smith chart:A graphical representation.
Smith chart:A graphical representation.Smith chart:A graphical representation.
Smith chart:A graphical representation.amitmeghanani
 
Wideband CMOS Power Amplifiers Design at mm-Wave: Challenges and Case Studies
Wideband CMOS Power Amplifiers Design at mm-Wave: Challenges and Case StudiesWideband CMOS Power Amplifiers Design at mm-Wave: Challenges and Case Studies
Wideband CMOS Power Amplifiers Design at mm-Wave: Challenges and Case Studiesaiclab
 
smith chart By Engr Mimkhan
smith chart By Engr Mimkhansmith chart By Engr Mimkhan
smith chart By Engr MimkhanEngr Mimkhan
 
Signal Integrity Testing With a Vector Network Analyzer
Signal Integrity Testing With a Vector Network AnalyzerSignal Integrity Testing With a Vector Network Analyzer
Signal Integrity Testing With a Vector Network AnalyzerRohde & Schwarz North America
 
Signal Filtering
Signal FilteringSignal Filtering
Signal FilteringImane Haf
 
Cmos design
Cmos designCmos design
Cmos designMahi
 

Viewers also liked (20)

Main News
Main NewsMain News
Main News
 
Electronic white noise signal generator instrument
Electronic white noise signal generator instrumentElectronic white noise signal generator instrument
Electronic white noise signal generator instrument
 
A 3-10 GHz SiGe LNA for Ultrawideband Applications
A 3-10 GHz SiGe LNA for Ultrawideband ApplicationsA 3-10 GHz SiGe LNA for Ultrawideband Applications
A 3-10 GHz SiGe LNA for Ultrawideband Applications
 
B0160709
B0160709B0160709
B0160709
 
Smith chart
Smith chartSmith chart
Smith chart
 
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
 
CMOS SOI Technology
CMOS SOI TechnologyCMOS SOI Technology
CMOS SOI Technology
 
CMOS Analog Design Lect 4
CMOS Analog Design  Lect 4CMOS Analog Design  Lect 4
CMOS Analog Design Lect 4
 
CMOS Analog Design Lect 1
CMOS Analog Design  Lect 1CMOS Analog Design  Lect 1
CMOS Analog Design Lect 1
 
Fabrication of silicon on insulator (soi)
Fabrication of silicon on insulator (soi)Fabrication of silicon on insulator (soi)
Fabrication of silicon on insulator (soi)
 
Lec4 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMOS
Lec4 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMOSLec4 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMOS
Lec4 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMOS
 
Smith Chart
Smith ChartSmith Chart
Smith Chart
 
Smith chart:A graphical representation.
Smith chart:A graphical representation.Smith chart:A graphical representation.
Smith chart:A graphical representation.
 
Wideband CMOS Power Amplifiers Design at mm-Wave: Challenges and Case Studies
Wideband CMOS Power Amplifiers Design at mm-Wave: Challenges and Case StudiesWideband CMOS Power Amplifiers Design at mm-Wave: Challenges and Case Studies
Wideband CMOS Power Amplifiers Design at mm-Wave: Challenges and Case Studies
 
smith chart By Engr Mimkhan
smith chart By Engr Mimkhansmith chart By Engr Mimkhan
smith chart By Engr Mimkhan
 
Signal Integrity Testing With a Vector Network Analyzer
Signal Integrity Testing With a Vector Network AnalyzerSignal Integrity Testing With a Vector Network Analyzer
Signal Integrity Testing With a Vector Network Analyzer
 
Signal Filtering
Signal FilteringSignal Filtering
Signal Filtering
 
Microwave
MicrowaveMicrowave
Microwave
 
Impedance Matching
Impedance MatchingImpedance Matching
Impedance Matching
 
Cmos design
Cmos designCmos design
Cmos design
 

Similar to Lect2 up010 (100324)

lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rulesvein
 
unit 1vlsi notes.pdf
unit 1vlsi notes.pdfunit 1vlsi notes.pdf
unit 1vlsi notes.pdfAcademicICECE
 
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED VLSICS Design
 
Model Based Design of Hybrid and Electric Powertrains
Model Based Design of Hybrid and Electric PowertrainsModel Based Design of Hybrid and Electric Powertrains
Model Based Design of Hybrid and Electric PowertrainsSandeep Sovani, Ph.D.
 
Virtual Lab for Electronics
Virtual Lab for ElectronicsVirtual Lab for Electronics
Virtual Lab for ElectronicsIRJET Journal
 
presentation for NEC course to defend for NEP 2020
presentation for NEC course to defend for NEP 2020presentation for NEC course to defend for NEP 2020
presentation for NEC course to defend for NEP 2020DrVikasMahor
 
VLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntVLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntnitcse
 
Presentation final 4.29
Presentation final 4.29Presentation final 4.29
Presentation final 4.29Xueyin Shi
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdfGirjeshVerma2
 
Circuit Approaches for VLSI in Internet-of-Things Applications: A Review
Circuit Approaches for VLSI in Internet-of-Things Applications: A ReviewCircuit Approaches for VLSI in Internet-of-Things Applications: A Review
Circuit Approaches for VLSI in Internet-of-Things Applications: A ReviewIRJET Journal
 
Presentation of a fault tolerance algorithm for design of quantum-dot cellul...
Presentation of a fault tolerance algorithm for design of  quantum-dot cellul...Presentation of a fault tolerance algorithm for design of  quantum-dot cellul...
Presentation of a fault tolerance algorithm for design of quantum-dot cellul...IJECEIAES
 
Chapter13 pcb design
Chapter13 pcb designChapter13 pcb design
Chapter13 pcb designVin Voro
 
SISTec Microelectronics VLSI design
SISTec Microelectronics VLSI designSISTec Microelectronics VLSI design
SISTec Microelectronics VLSI designDr. Ravi Mishra
 
Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS .
Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS.Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS.
Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS .SSP Innovations
 

Similar to Lect2 up010 (100324) (20)

lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rules
 
unit 1vlsi notes.pdf
unit 1vlsi notes.pdfunit 1vlsi notes.pdf
unit 1vlsi notes.pdf
 
VLSI STEM Poster
VLSI STEM PosterVLSI STEM Poster
VLSI STEM Poster
 
Resume 2014
Resume 2014Resume 2014
Resume 2014
 
Resume 2014
Resume 2014Resume 2014
Resume 2014
 
ASHFAQUR_RAHMAN_Resume
ASHFAQUR_RAHMAN_ResumeASHFAQUR_RAHMAN_Resume
ASHFAQUR_RAHMAN_Resume
 
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
 
Model Based Design of Hybrid and Electric Powertrains
Model Based Design of Hybrid and Electric PowertrainsModel Based Design of Hybrid and Electric Powertrains
Model Based Design of Hybrid and Electric Powertrains
 
Lect_01_Intro.ppt
Lect_01_Intro.pptLect_01_Intro.ppt
Lect_01_Intro.ppt
 
Virtual Lab for Electronics
Virtual Lab for ElectronicsVirtual Lab for Electronics
Virtual Lab for Electronics
 
presentation for NEC course to defend for NEP 2020
presentation for NEC course to defend for NEP 2020presentation for NEC course to defend for NEP 2020
presentation for NEC course to defend for NEP 2020
 
VLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntVLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmnt
 
Presentation final 4.29
Presentation final 4.29Presentation final 4.29
Presentation final 4.29
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
 
Circuit Approaches for VLSI in Internet-of-Things Applications: A Review
Circuit Approaches for VLSI in Internet-of-Things Applications: A ReviewCircuit Approaches for VLSI in Internet-of-Things Applications: A Review
Circuit Approaches for VLSI in Internet-of-Things Applications: A Review
 
Lvs
LvsLvs
Lvs
 
Presentation of a fault tolerance algorithm for design of quantum-dot cellul...
Presentation of a fault tolerance algorithm for design of  quantum-dot cellul...Presentation of a fault tolerance algorithm for design of  quantum-dot cellul...
Presentation of a fault tolerance algorithm for design of quantum-dot cellul...
 
Chapter13 pcb design
Chapter13 pcb designChapter13 pcb design
Chapter13 pcb design
 
SISTec Microelectronics VLSI design
SISTec Microelectronics VLSI designSISTec Microelectronics VLSI design
SISTec Microelectronics VLSI design
 
Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS .
Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS.Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS.
Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS .
 

More from aicdesign

Lect2 up400 (100329)
Lect2 up400 (100329)Lect2 up400 (100329)
Lect2 up400 (100329)aicdesign
 
Lect2 up390 (100329)
Lect2 up390 (100329)Lect2 up390 (100329)
Lect2 up390 (100329)aicdesign
 
Lect2 up380 (100329)
Lect2 up380 (100329)Lect2 up380 (100329)
Lect2 up380 (100329)aicdesign
 
Lect2 up370 (100329)
Lect2 up370 (100329)Lect2 up370 (100329)
Lect2 up370 (100329)aicdesign
 
Lect2 up360 (100329)
Lect2 up360 (100329)Lect2 up360 (100329)
Lect2 up360 (100329)aicdesign
 
Lect2 up350 (100328)
Lect2 up350 (100328)Lect2 up350 (100328)
Lect2 up350 (100328)aicdesign
 
Lect2 up340 (100501)
Lect2 up340 (100501)Lect2 up340 (100501)
Lect2 up340 (100501)aicdesign
 
Lect2 up330 (100328)
Lect2 up330 (100328)Lect2 up330 (100328)
Lect2 up330 (100328)aicdesign
 
Lect2 up320 (100328)
Lect2 up320 (100328)Lect2 up320 (100328)
Lect2 up320 (100328)aicdesign
 
Lect2 up310 (100328)
Lect2 up310 (100328)Lect2 up310 (100328)
Lect2 up310 (100328)aicdesign
 
Lect2 up300 (100328)
Lect2 up300 (100328)Lect2 up300 (100328)
Lect2 up300 (100328)aicdesign
 
Lect2 up290 (100328)
Lect2 up290 (100328)Lect2 up290 (100328)
Lect2 up290 (100328)aicdesign
 
Lect2 up280 (100328)
Lect2 up280 (100328)Lect2 up280 (100328)
Lect2 up280 (100328)aicdesign
 
Lect2 up270 (100328)
Lect2 up270 (100328)Lect2 up270 (100328)
Lect2 up270 (100328)aicdesign
 
Lect2 up260 (100328)
Lect2 up260 (100328)Lect2 up260 (100328)
Lect2 up260 (100328)aicdesign
 
Lect2 up250 (100328)
Lect2 up250 (100328)Lect2 up250 (100328)
Lect2 up250 (100328)aicdesign
 
Lect2 up240 (100328)
Lect2 up240 (100328)Lect2 up240 (100328)
Lect2 up240 (100328)aicdesign
 
Lect2 up230 (100327)
Lect2 up230 (100327)Lect2 up230 (100327)
Lect2 up230 (100327)aicdesign
 
Lect2 up220 (100327)
Lect2 up220 (100327)Lect2 up220 (100327)
Lect2 up220 (100327)aicdesign
 
Lect2 up210 (100327)
Lect2 up210 (100327)Lect2 up210 (100327)
Lect2 up210 (100327)aicdesign
 

More from aicdesign (20)

Lect2 up400 (100329)
Lect2 up400 (100329)Lect2 up400 (100329)
Lect2 up400 (100329)
 
Lect2 up390 (100329)
Lect2 up390 (100329)Lect2 up390 (100329)
Lect2 up390 (100329)
 
Lect2 up380 (100329)
Lect2 up380 (100329)Lect2 up380 (100329)
Lect2 up380 (100329)
 
Lect2 up370 (100329)
Lect2 up370 (100329)Lect2 up370 (100329)
Lect2 up370 (100329)
 
Lect2 up360 (100329)
Lect2 up360 (100329)Lect2 up360 (100329)
Lect2 up360 (100329)
 
Lect2 up350 (100328)
Lect2 up350 (100328)Lect2 up350 (100328)
Lect2 up350 (100328)
 
Lect2 up340 (100501)
Lect2 up340 (100501)Lect2 up340 (100501)
Lect2 up340 (100501)
 
Lect2 up330 (100328)
Lect2 up330 (100328)Lect2 up330 (100328)
Lect2 up330 (100328)
 
Lect2 up320 (100328)
Lect2 up320 (100328)Lect2 up320 (100328)
Lect2 up320 (100328)
 
Lect2 up310 (100328)
Lect2 up310 (100328)Lect2 up310 (100328)
Lect2 up310 (100328)
 
Lect2 up300 (100328)
Lect2 up300 (100328)Lect2 up300 (100328)
Lect2 up300 (100328)
 
Lect2 up290 (100328)
Lect2 up290 (100328)Lect2 up290 (100328)
Lect2 up290 (100328)
 
Lect2 up280 (100328)
Lect2 up280 (100328)Lect2 up280 (100328)
Lect2 up280 (100328)
 
Lect2 up270 (100328)
Lect2 up270 (100328)Lect2 up270 (100328)
Lect2 up270 (100328)
 
Lect2 up260 (100328)
Lect2 up260 (100328)Lect2 up260 (100328)
Lect2 up260 (100328)
 
Lect2 up250 (100328)
Lect2 up250 (100328)Lect2 up250 (100328)
Lect2 up250 (100328)
 
Lect2 up240 (100328)
Lect2 up240 (100328)Lect2 up240 (100328)
Lect2 up240 (100328)
 
Lect2 up230 (100327)
Lect2 up230 (100327)Lect2 up230 (100327)
Lect2 up230 (100327)
 
Lect2 up220 (100327)
Lect2 up220 (100327)Lect2 up220 (100327)
Lect2 up220 (100327)
 
Lect2 up210 (100327)
Lect2 up210 (100327)Lect2 up210 (100327)
Lect2 up210 (100327)
 

Lect2 up010 (100324)

  • 1. Lecture 010 – Introduction (3/24/10) Page 010-1 LECTURE 010 - INTRODUCTION TO CMOS ANALOG CIRCUIT DESIGN LECTURE ORGANIZATION Outline • Introduction • What is Analog Design? • Skillset for Analog IC Circuit Design • Trends in Analog IC Design • Notation, Terminology and Symbols • Summary CMOS Analog Circuit Design, 2nd Edition Reference Pages 1-16 CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-2 INTRODUCTION Course Objective This course teaches analog integrated circuit design using CMOS technology. VDD I4 I5 M4 M5 I7 M6 M7 M8 M9 M10 M11 vOUT CL 070209-01 VPB1 I6 VPB2 VNB2 + − vIN I1 I2 VNB1 M1 M2 M3 I3 SPECIFICATIONS CMOS Analog Circuit Design © P.E. Allen - 2010
  • 2. Lecture 010 – Introduction (3/24/10) Page 010-3 Course Prerequisites • Basic understanding of electronics - Active and passive components - Large and small signal models - Frequency response • Circuit analysis techniques - Mesh and loop equations - Superposition, Thevenin and Norton’s equivalent circuits • Integrated circuit technology - Basics process steps - PN junctions CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-4 Course Organization – Based on 2nd Ed. of CMOS Analog Circuit Design Chapter 8 Chapter 10 D/A and A/D Converters CMOS/BiCMOS Comparators 070209-02 Chapter 9 Switched Capaci-tor Circuits Systems Chapter 6 Simple CMOS & BiCMOS OTA's Chapter 7 High Performance OTA's Chapter 4 CMOS Subcircuits Chapter 10 D/A and A/D Converters Chapter 5 CMOS Amplifiers Chapter 11 Analog Systems Chapter 2 CMOS/BiCMOS Technology Chapter 3 CMOS/BiCMOS Modeling Complex Simple Circuits Devices Introduction CMOS Analog Circuit Design © P.E. Allen - 2010
  • 3. Lecture 010 – Introduction (3/24/10) Page 010-5 References 1.) P.E. Allen and D.R. Holberg, CMOS Analog Circuit Design – 2nd Ed., Oxford University Press, 2002. 2.) P.R. Gray, P.J. Hurst, S.H. Lewis and R.G. Meyer, Analysis and Design of Analog Integrated Circuits – 4th Ed., John Wiley and Sons, Inc., 2001. 3.) B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., 2001. 4.) R.J. Baker, H.W. Li and D.E. Boyce, CMOS Circuit Design, Layout, and Simulation, IEEE Press, 1998. 5.) D. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley and Sons, Inc., 1997. 6.) K.R. Laker and W.M.C. Sansen, Design of Analog Integrated Circuits and Systems, McGraw-Hill, Inc., 1994. 7.) R.L. Geiger, P.E. Allen and N.R. Strader, VLSI Techniques for Analog and Digital Circuits, McGraw-Hill, Inc., 1990. 8.) A. Hastings, The Art of Analog Layout – 2nd Ed., Prentice-Hall, Inc., 2005. 9.) J. Williams, Ed., Analog Circuit Design - Art, Science, and Personalities, Butterworth-Heinemann, 1991. 10.) R.A. Pease, Troubleshooting Analog Circuits, Butterworth-Heinemann, 1991. CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-6 Course Philosophy This course emphasizes understanding of analog integrated circuit design. Although simulators are very powerful, the designer must understand the circuit before using the computer to simulate a circuit. CMOS Analog Circuit Design © P.E. Allen - 2010
  • 4. Lecture 010 – Introduction (3/24/10) Page 010-7 WHAT IS ANALOG DESIGN? Analysis versus synthesis (design) System 1 System 2 System ANALYSIS Properties DESIGN Properties System 3 System 4 031028-01 • Analysis: Given a system, find its properties. The solution is unique. • Design: Given a set of properties, find a system possessing them. The solution is rarely unique. CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-8 The Analog IC Design Process Conception of the idea Definition of the design Implementation Simulation Physical Definition Physical Verification Parasitic Extraction Fabrication Testing and Verification Product Comparison with design specifications Comparison with design specifications Electrical Design Physical Design Fabrication Testing and Product Development Fig. 1.1-2 CMOS Analog Circuit Design © P.E. Allen - 2010
  • 5. Lecture 010 – Introduction (3/24/10) Page 010-9 What is Electrical Design? Electrical design is the process of going from the specifications to a circuit solution. The inputs and outputs of electrical design are: L W W/L ratios Analog M3 M4 Cc Integrated - M1 M2 vin Circuit Design + M5 M6 M7 vout VDD VSS + - VBias CL Topology DC Currents Circuit or systems specifications Fig. 1.1-3 The electrical design requires active and passive device electrical models for - Creating the design - Verifying the design - Determining the robustness of the design CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-10 Steps in Electrical Design 1.) Selection of a solution - Examine previous designs - Select a solution that is simple 2.) Investigate the solution - Analyze the performance (without a computer) - Determine the strengths and weaknesses of the solution 3.) Modification of the solution - Use the key principles, concepts and techniques to implement - Evaluate the modifications through analysis (still no computers) 4.) Verification of the solution - Use a simulator with precise models and verify the solution - Large disagreements with the hand analysis and computer verification should be carefully examined. ? 0601216-02 M11 VDD M10 -A M8 M9 -A -A M4 M7 M5 M3 M6 VPB1 + − vIN M1M2 VNB1 M4 M5 M10 M1 VD M3 M7 M8 M9 M6 VPB1 -A -A-A + vIN − M1M2 VNB1 3.245 ? ? CMOS Analog Circuit Design © P.E. Allen - 2010
  • 6. Lecture 010 – Introduction (3/24/10) Page 010-11 What is Physical Design? Physical design is the process of representing the electrical design in a layout consisting of many distinct geometrical rectangles at various levels. The layout is then used to create the actual, three-dimensional integrated circuit through a process called fabrication. CIRCUIT LAYOUT FABRICATION Blue Green Black Red Orange White n+ p+ Metal Poly p-well n-substrate vout M2 (2.5V) (2.5V) p+ yy p+ n+ n+ 5V vin Ground M1 +5V M2 vout vin M1 031113-01 yy p-well n-substrate n-substrate CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-12 What is the Layout Process? 1.) The inputs are the W/L values and the schematic (generally from schematic entry used for simulation). 2.) A CAD tool is used to enter the various geometries. The designer must enter the location, shape, and level of the particular geometry. 3.) During the layout, the designer must obey a set of rules called design rules. These rules are for the purpose of ensuring the robustness and reliability of the technology. 4.) Once the layout is complete, then a process called layout versus schematic (LVS) is applied to determine if the physical layout represents the electrical schematic. 5.) The next step is now that the physical dimensions of the design are known, the parasitics can be extracted. These parasitics primarily include: a.) Capacitance from a conductor to ground b.) Capacitance between conductors c.) Bulk resistance 6.) The extracted parasitics are entered into the simulated database and the design is re-simulated to insure that the parasitics will not cause the design to fail. CMOS Analog Circuit Design © P.E. Allen - 2010
  • 7. Lecture 010 – Introduction (3/24/10) Page 010-13 Packaging† Packaging of the integrated circuit is an important part of the physical design process. The function of packaging is: 1.) Protect the integrated circuit 2.) Power the integrated circuit 3.) Cool the integrated circuit 4.) Provide the electrical and mechanical connection between the integrated circuit and the outside world. Packaging steps: Dicing the wafer Attachment of the chip to a lead frame Connecting the chip to a lead frame Encapsulating the chip and lead frame in a package 031115-01 Other considerations of packaging: • Speed • Parasitics (capacitive and inductive) † Rao Tummala, “Fundamentals of Microsystems Packaging,” McGraw-Hill, NY, 2001. CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-14 What is Test Design? Test design is the process of coordinating, planning and implementing the measurement of the analog integrated circuit performance. Objective: To compare the experimental performance with the specifications and/or simulation results. Types of tests: • Functional – verification of the nominal specifications • Parametric – verification of the characteristics to within a specified tolerance • Static – verification of the static (AC and DC) characteristics of a circuit or system • Dynamic – verification of the dynamic (transient) characteristics of a circuit or system Additional Considerations: Should the testing be done at the wafer level or package level? How do you remove the influence (de-embed) of the measurement system from the measurement? CMOS Analog Circuit Design © P.E. Allen - 2010
  • 8. Lecture 010 – Introduction (3/24/10) Page 010-15 ANALOG INTEGRATED CIRCUIT DESIGN SKILLSET Characteristics of Analog Integrated Circuit Design • Done at the circuits level • Complexity is high • Continues to provide challenges as technology evolves • Demands a strong understanding of the principles, concepts and techniques • Good designers generally have a good physics background • Must be able to make appropriate simplifications and assumptions • Requires a good grasp of both modeling and technology • Have a wide range of skills - breadth (analog only is rare) • Be able to learn from failure • Be able to use simulation correctly CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-16 Understanding Technology Understanding technology helps the analog IC designer to know the limits of the technology and the influence of the technology on the design. Device Parasitics: Connection Parasitics: Drain RD CGD CBD RG RB Gate Bulk CGB CGS CBS RS Source Collector RC RB Cμ CJS RSub RE Cπ Base Substrate Emitter 050319-05 +5V M2 vin vout M1 vin +5V M2 M1 050304-01 vout CMOS Analog Circuit Design © P.E. Allen - 2010
  • 9. Lecture 010 – Introduction (3/24/10) Page 010-17 Implications of Smaller Technology on IC Design The good: • Smaller geometries • Smaller parasitics • Higher transconductance • Higher bandwidths The bad: • Reduced voltages • Smaller channel resistances (lower gain) • More nonlinearity • Deviation from square-law behavior The challenging: • Increased substrate noise in mixed signal applications • Threshold voltages are not scaling with power supply • Reduced dynamic range • Poor matching at minimum channel length CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-18 Understanding Modeling Modeling: Modeling is the process by which the electrical properties of an electronic circuit or system are represented by means of mathematical equations, circuit representations, graphs or tables. Models permit the predicting or verification of the performance of an electronic circuit or system. Electronic Circuits and Systems Equations, Circuit representations, graphs, tables Prediction or verification of circuit or system performance Electronic Modeling Process 030130-02 Examples: Ohm’s law, the large signal model of a MOSFET, the I-V curves of a diode, etc. Goal: Models that are simple and allow the designer to understand the circuit performance. CMOS Analog Circuit Design © P.E. Allen - 2010
  • 10. Lecture 010 – Introduction (3/24/10) Page 010-19 Key Principles, Concepts and Techniques of Analog IC Design • Principles mean fundamental laws that are precise and never change. (Webster – A comprehensive and fundamental law, doctrine, or assumption. The laws or facts of nature underlying the working of an artificial device.) • Concepts will include relationships, “soft-laws” (ones that are generally true), analytical tools, things worth remembering. (Webster – An abstract idea generalized from particular instances.) • Techniques will include the assumptions, “tricks”, tools, methods that one uses to simplify and understand. Techniques Tricks Analog IC Design Process Principles (laws) used in design Concepts - Information that enhances design 040511-01 (Webster – The manner in which technical details are treated, a method of accomplishing a desired aim or goal.) Analog Design CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-20 Complexity in Analog Design Analog design is normally done in a non-hierarchical manner and makes little use of repeated blocks. As a consequence, analog design can become quite complex and challenging. How do you handle the complexity? 1.) Use as much hierarchy as possible. 2.) Use appropriate organization techniques. 3.) Document the design in an efficient manner. 4.) Make use of assumptions and simplifications. 5.) Use simulators appropriately. Systems Level (ADC) Circuits Level (op amps) Block Level (amplifier) Sub-block Level (current sink) Components (transistor) Systems Circuits Components 031030-03 CMOS Analog Circuit Design © P.E. Allen - 2010
  • 11. Lecture 010 – Introduction (3/24/10) Page 010-21 Assumptions Assumptions: An assumption is taking something to be true without formal proof. Assumptions in analog circuit design are used for simplifying the analysis or design. The goal of an assumption is to separate the essential information from the nonessential information of a problem. The elements of an assumption are: 1.) Formulating the assumption to simplify the problem without eliminating the essential information. 2.) Application of the assumption to get a solution or result. 3.) Verification that the assumption was in fact appropriate. Examples: Neglecting a large resistance in parallel with a small resistance Miller effect to find a dominant pole Finding the roots of a second-order polynomial assuming the roots are real and separated CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-22 WHERE IS ANALOG IC DESIGN TODAY? Analog IC Design has Reached Maturity There are established fields of application: • Digital-analog and analog-digital conversion • Disk drive controllers • Modems - filters • Bandgap reference • Analog phase lock loops • DC-DC conversion • Buffers • Codecs • Etc. Existing philosophy regarding analog circuits: “If it can be done economically by digital, don’t use analog.” Consequently: Analog finds applications where speed, area, or power have advantages over a digital approach. CMOS Analog Circuit Design © P.E. Allen - 2010
  • 12. Lecture 010 – Introduction (3/24/10) Page 010-23 Analog IC Design Challenges Technology: • Digital circuits have scaled well with technology • Analog does not benefit as much from smaller features - Speed increases - Gain decreases - Matching decreases - Nonlinearity increases - New issues appear such as gate current leakage Analog Circuit Challenges: • Trade offs are necessary between linearity, speed, precision and power • As analog is combined with more digital, substrate interference will become worse CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-24 Digitally Assisted Analog Circuits Use digital circuits which work better at scaled technologies to improve analog circuits that do not necessarily improve with technology scaling. Principles and Techniques: • Open-loop vs. closed loop - Open loop is less accurate but smaller Faster, less power - Closed-loop is more accurate but larger Slower, more power • Averaging - Increase of accuracy Smaller devices, more speed • Calibration - Accuracy increases Increased resolution with same area • Dynamic Element Matching - Enhancement of component precision • Doubly correlated sampling - Reduction of dc influences (noise, offset) Smaller devices, more speed • Etc. CMOS Analog Circuit Design © P.E. Allen - 2010
  • 13. Lecture 010 – Introduction (3/24/10) Page 010-25 What is the Future of Analog IC Design? • More creative circuit solutions are required to achieve the desired performance. • Analog circuits will continue to be a part of large VLSI digital systems • Interference and noise will become even more serious as the chip complexity increases • Packaging will be an important issue and offers some interesting solutions • Analog circuits will always be at the cutting edge of performance • Analog designer must also be both a circuit and systems designer and must know: Technology and modeling Analog circuit design VLSI digital design System application concepts • There will be no significantly new and different technologies - innovation will combine new applications with existing or improved technologies • Semicustom methodology will eventually evolve with CAD tools that will allow: - Design capture and reuse - Quick extraction of model parameters from new technology - Test design - Automated design and layout of simple analog circuits CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-26 NOTATION, TERMINOLOGY AND SYMBOLOGY Definition of Symbols for Various Signals Signal Definition Quantity Subscript Example Total instantaneous value of the signal Lowercase Uppercase qA DC value of the signal Uppercase Uppercase QA AC value of the signal Lowercase Lowercase qa Complex variable, phasor, or rms value Uppercase Lowercase Qa of the signal Example: t id ID iD Idm Fig. 1.4-1 Drain Current CMOS Analog Circuit Design © P.E. Allen - 2010
  • 14. Lecture 010 – Introduction (3/24/10) Page 010-27 MOS Transistor Symbols G D S G S D G G D S D S Enhancement NMOS with VBS = 0V. Enhancement NMOS with VBS 0V. B G S D Enhancement PMOS with VBS = 0V. B G S D Enhancement PMOS with VBS 0V. Simple NMOS symbol Simple PMOS symbol CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-28 Other Schematic Symbols + - Differential amplifier, op amp, or comparator + - V + - V Independent voltage sources + V1 GmV1 - Independent current source I2 +- + + - + V V1 AvV1 V2 - - Voltage-controlled, voltage source +- + V2 - I1 RmI1 Voltage-controlled, current source I1 I2 AiI1 Current-controlled, voltage source Current-controlled, current source CMOS Analog Circuit Design © P.E. Allen - 2010
  • 15. Lecture 010 – Introduction (3/24/10) Page 010-29 Three-Terminal Notation QABC A = Terminal with the larger magnitude of potential B = Terminal with the smaller magnitude of potential C = Condition of the remaining terminal with respect to terminal B C = 0 There is an infinite resistance between terminal B and the 3rd terminal C = S There is a zero resistance between terminal B and the 3rd terminal C = R There is a finite resistance between terminal B and the 3rd terminal C = X There is a voltage source in series with a resistor between terminal B and the 3rd terminal in such a manner as to reverse bias a PN junction. Examples - + VGS S D G CDGS D S G IDSS + IDS BVDGO - S D G (a.) (b.) (c.) (a.) Capacitance from drain to gate with the source shorted to the gate. (b.) Drain-source current when gate is shorted to source (depletion device) (c.) Breakdown voltage from drain to gate with the source is open- circuited to the gate. CMOS Analog Circuit Design © P.E. Allen - 2010 Lecture 010 – Introduction (3/24/10) Page 010-30 SUMMARY • Successful analog IC design proceeds with understanding the circuit before simulation. • Analog IC design consists of three major steps: 1.) Electrical design Topology, W/L values, and dc currents 2.) Physical design (Layout) 3.) Test design (Testing) • Analog designers must be flexible and have a skill set that allows one to simplify and understand a complex problem • Analog IC design has reached maturity and is here to stay. • The appropriate philosophy is “If it can be done economically by digital, don’t use analog”. • As a result of the above, analog finds applications where speed, area, or power result in advantages over a digital approach. • Deep-submicron technologies will offer exciting challenges to the creativity of the analog designer. CMOS Analog Circuit Design © P.E. Allen - 2010