SlideShare a Scribd company logo
Top School in Faridabad 
By: 
School.edhole.com
2 
Chapter Four 
Register Transfer and Micro operations 
School.edhole.com
3 
Contents 
• 4-1 Register Transfer Language 
• 4-2 Register Transfer 
• 4-3 Bus and Memory transfers 
• 4-4 Arithmetic Micro operations 
• 4-5 Logic Micro operations 
• 4-6 Shift Micro operations 
• 4-7 Arithmetic School.edhole. cloogimc shift unit
4 
Register Transfer Language 
 The set of register it contains and their 
functions. 
 The sequence of micro operations performed 
on the binary information stored in the 
register. 
 The control that initiated the sequence of 
micro operations. 
School.edhole.com
5 
Figure 4-1 
Block diagram of register 
R1 
Register R Showing individual bits 
R2 
7 6 5 4 3 2 1 0 
PC(H) PC(L) 
15 0 
15 8 7 0 
Numbering of bits Divide into two parts 
School.edhole.com
6 
Figure 4-2 
Transfer from R1 to R2 
P: R2 R1 
R2 
Contro 
l 
circuit 
P Load 
n 
Clock 
R1 
School.edhole.com
7 
Figure 4-2 b 
Timing diagram 
Clock 
t t+1 
load 
Transfer occurs 
here 
School.edhole.com
8 
Table 4-1 
Basic symbols for register transfer 
Symbol Description Examples 
Letters 
(and numerals) 
Parentheses ( ) 
Arrow 
Comma , 
Denotes a register 
Denotes a part of a 
register 
Denotes transfer of 
information 
Separates two micro 
operations 
MAR, 
R2 
R2(0-7),R2(L) 
R2 R1 
R2 R1, R1 
School.edhole.com R2
9 
Figure 4-3 
BUS AND MEMORY TRANSFER 
4 – L I N E 
C O M M O N 
B U S 
4 x 1 
M U X 0 
3 2 1 0 
D0 C0 B0 A0 
D2 D1 D0 C2 C1 C0 B2 B1 B0 A2 A1 A0 
3 2 1 0 
4 x 1 
M U X 1 
3 2 1 0 
4 x 1 
M U X 2 
3 2 1 0 
4 x 1 
M U X 3 
3 2 1 0 
D2 C2 B2 A2 D1 C1 B1 A1 
3 2 1 0 3 2 1 0 3 2 1 0 
REGISTER D REGISTER C REGISTER B REGISTER A 
S1 
S0 
School.edhole.com
10 
Table 4-2 
Function table for bus 
s1 s2 Register selected 
A 
B 
C 
D 
0 0 
0 1 
1 0 
1 1 
School.edhole.com
11 
Figure 4-4 
Graphical symbol for Three-state Bus Buffers 
Normal input A 
Control input C 
Output Y=A if C=1 
High-impedance if C=0 
School.edhole.com
12 
Figure 4-5 
Bus line with three state-buffers 
Bus line for bit 0 A0 
B0 
C0 
D0 
Select 
Enable 
0 
1 
2 
3 
2 x 4 
Decoder 
S0 
S0 
E 
School.edhole.com
13 
Memory Transfer 
Read: DR M[AR] 
Write: M[AR] R1 
School.edhole.com
14 
Arithmetic Micro operations 
 Register transfer micro operations transfer binary 
information from one register to another. 
 Arithmetic micro operation performs arithmetic operations 
on numeric data stored in register. 
 Logic micro operations perform bit manipulation operations 
on nonnumeric data stored in register. 
 Shift micro operations perform shift operations on data 
stored register. 
School.edhole.com
15 
Table 4-3 
Arithmetic Micro operation 
Symbolic 
designation 
Description 
R3 R1+ R2 
R3 R1- R2 
R2 R2 
R2 R2 + 
1 
R3 ¬ R1+ R2 + 1 
R1 R1 + 
R1 1 R1 - 
1 
Contents of R1 plus R2 transferred to 
R3 
Contents of R1 minus R2 transferred to 
R3 
Complement the contents of R2( 1’s 
complement) 
2’s complement the contents of 
R2(negate) 
R1 plus the2’s complement of 
R2(subtraction) 
Increment the contents of R1 by one 
School.edhole.cDoemcrement the contents of R1 by one
16 
Figure 4-6 
4 – Bit binary adder 
B0 A0 
B3 A3 B2 A2 B1 A1 
C3 C2 C1 
FA FA FA FA 
C0 
C4 S3 S2 S1 S0 
School.edhole.com
B3 A3 B2 A2 B1 A1 B0 A0 M 
17 
Figure 4-7 
4 – bit adder subtractor 
FA C3 FA C2 FA C1 FA C0 
C4 S3 S2 S1 S0 
School.edhole.com
A3 A2 A1 A0 1 
x y x y x y x y 
18 
Figure 4-8 
4 – Bit binary Incrementer 
HA HA HA HA 
C S C S C S C S 
C4 S3 S2 S1 S0 
School.edhole.com
19 
S1 
S0 
0 
1 
23 
S1 
S0 
0 
1 
3 2 
Figure 4-9 
4-bit arithmetic circuit 
Cin 
S0 
S1 
A0 
B0 
B1 
B2 
B3 
Xo Co 
X1 C1 
X2 C2 
X3 C3 
Do 
D1 
D2 
D3 
Cout 
yo C1 
y1 C2 
y2 C3 
y3 C4 
0 1 
S1 
S0 
0 
1 
3 2 
S1 
S0 
0 
1 
3 2 
4 x 1 
MUX 
4 x 1 
MUX 
4 x 1 
MUX 
4 x 1 
School.edhole.com MUX
20 
Table 4-4 
Arithmetic circuit function table 
Select 
S1 S0 Cin 
Input Output 
Y D = A + Y + Cin 
Micro operation 
0 
0 
0 
0 
1 
1 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
1 
0 
1 
0 
1 
0 
1 
B 
B 
B 
B 
0 
0 
1 
1 
D = A + B 
D = A + B + 1 
D = A + B 
D = A + B + 1 
D = A 
D = A + 1 
D = A - 1 
D = A 
Add 
Add with carry 
Subt. with borrow 
Subtract 
Transfer A 
Increment A 
Decrement A 
Transfer A 
School.edhole.com
21 
Table 4 – 5 
Truth table for 16 Function of two variables 
x y F0 F1 F2 F3 F4 
F5 F6 F7 F8 F9F10 F11 F12F13 F14 F15 
0 
0 
1 
1 
0 
1 
0 
1 
0 
0 
0 
0 
0 
0 
0 
1 
0 
0 
1 
0 
0 
0 
1 
1 
0 
1 
0 
0 
0 
1 
0 
1 
0 
1 
1 
0 
0 
1 
1 
1 
1 
0 
0 
0 
1 
0 
0 
1 
1 
0 
1 
0 
1 
0 
1 
1 
1 
1 
0 
0 
1 
1 
0 
1 
1 
1 
1 
0 
1 
1 
1 
1 
School.edhole.com
22 
TABLE 4-6 
SIXTEEN LOGIC MICRO OPERATIONS 
Boolean function Micro operations Name 
F0 = 0 F  0 Clear 
F1 = xy F  A ^ B And 
F2 = xy’ F  A ^ B 
F3 = x F  A Transfer A 
F4 = x’y F  A ^ B 
F5 = y F  B Transfer B 
F6 = x y F  A B 
Exclusive-or 
F7 = x + y F A ٧ B OR 
F8 = (x + Y)’ F  A V B NOR 
F9 = (x Y)’ F A B Exclusive-NOR 
F10 = y’ F B Complement B 
F11 = x + y ‘ F A V B 
F12 = x’ F A Complement A 
F13 = x’ + y F  A v B 
F14 = (xy)’ F  A ^ B NAND 
F15 = 1 F  all 1’s Set to all 1’s School.edhole.com
23 
Figure 4-10 
One stage of logic circuit 
4x1 
MUX 
S1 S0 Output Operation 
0 
0 
1 
1 
0 
1 
0 
1 
E = A ^ B 
E = A v B 
E = A B 
E = A 
AND 
OR 
XOR 
COMPLEMEN 
T 
E i 
S1 
S0 
A i 
B i 0 
1 
2 
3 
School.edhole.com
24 
Figure 4-12 
4-bit combinational circuit shifter 
S 
0 
1 
S 
0 
1 
S 
0 
1 
S 
0 
1 
Mux 
Mux 
Mux 
Mux 
Select 
S 
0 
1 
Output 
H0 
H0 
H1 
H2 
H3 
H1 H2 H3 
IR 
A1 
A0 
A2 
A1 
A3 
A2 
Il 
Ao 
A1 
A3 
A4 
Serial 
input (IR) 
Serial 
input (IL) 
Select 
0 for shift right 
1 for shift left 
School.edhole.com
25 
Figure 4-13 
One stage of arithmetic logic shift unit 
Select 
0 
1 
2 
3 
Di 
Ei 
shr 
shl 
S3 
S2 
S1 
Ai -1 
Ai+1 
Bi 
Ai 
Ci 
One stage of 
arithmetic 
circuit 
Ci+1 
S0 
One stage of 
logic circuit 
F i 
4 x 1 
MUX 
School.edhole.com
26 
Operation Select 
S3 S2 S1 S0 Cin Operation Function 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1 
0 
0 
0 
1 
0 
0 
0 
0 
1 
1 
0 
0 
1 
0 
0 
0 
0 
1 
0 
1 
0 
0 
1 
1 
0 
0 
0 
1 
1 
1 
0 
1 
0 
0 
x 
0 
1 
0 
1 
x 
0 
1 
1 
0 
x 
0 
1 
1 
1 
x 
1 
0 
x 
x 
x 
1 
1 
x 
x 
x 
F = A 
F = A + 1 
F = A + B 
F = A + B +1 
F = A + B 
F = A + B + 1 
F = A -1 
F = A 
F = A ^ B 
F = A v B 
F = A B 
F = A 
F = shr A 
R = shl A 
Transfer A 
Increment A 
Addition 
Add with carry 
Subtract with 
borrow 
Subtraction 
Decrement A 
Transfer A 
AND 
OR 
XOR 
Complement A 
Shift right A into F 
Shift left A into F 
Table 4-8 
Function table for arithmetic logic shift unit 
School.edhole.com

More Related Content

What's hot

Read only memory(rom)
Read only memory(rom)Read only memory(rom)
Read only memory(rom)
Syed Saeed
 
04 comb ex
04 comb ex04 comb ex
04 comb ex
Aravindharamanan S
 
Eso3 tablasestadisticas blog
Eso3 tablasestadisticas blogEso3 tablasestadisticas blog
Eso3 tablasestadisticas blog
Marta Martín
 
Adders
AddersAdders
Magnitude comparator
Magnitude comparatorMagnitude comparator
Magnitude comparator
Syed Saeed
 
⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)
⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)
⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)
Victor Asanza
 
Booths Multiplication Algorithm
Booths Multiplication AlgorithmBooths Multiplication Algorithm
Booths Multiplication Algorithm
knightnick
 
Subtractor (1)
Subtractor (1)Subtractor (1)
Subtractor (1)
Self-employed
 
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
Hsien-Hsin Sean Lee, Ph.D.
 
Vlsi presentation final
Vlsi presentation finalVlsi presentation final
SMU BCA SEM 1 FALL 2016 ASSIGNMENTS
SMU BCA SEM 1 FALL 2016 ASSIGNMENTSSMU BCA SEM 1 FALL 2016 ASSIGNMENTS
SMU BCA SEM 1 FALL 2016 ASSIGNMENTS
solved_assignments
 
2 Combinational Logic Circuit 01
2 Combinational Logic Circuit 012 Combinational Logic Circuit 01
2 Combinational Logic Circuit 01
guestde204e
 
adder and subtractor
 adder and subtractor adder and subtractor
adder and subtractor
Unsa Shakir
 
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
JalpaMaheshwari1
 
Eso3 tablasestadisticas blog
Eso3 tablasestadisticas blogEso3 tablasestadisticas blog
Eso3 tablasestadisticas blog
Marta Martín
 
Lec10 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Mu...
Lec10 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Mu...Lec10 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Mu...
Lec10 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Mu...
Hsien-Hsin Sean Lee, Ph.D.
 
10CSL67 CG LAB PROGRAM 9
10CSL67 CG LAB PROGRAM 910CSL67 CG LAB PROGRAM 9
10CSL67 CG LAB PROGRAM 9
Vanishree Arun
 
10CSL67 CG LAB PROGRAM 4
10CSL67 CG LAB PROGRAM 410CSL67 CG LAB PROGRAM 4
10CSL67 CG LAB PROGRAM 4
Vanishree Arun
 
What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
Adeel Rasheed
 
Booth's algorithm part 1
Booth's algorithm part 1Booth's algorithm part 1
Booth's algorithm part 1
babuece
 

What's hot (20)

Read only memory(rom)
Read only memory(rom)Read only memory(rom)
Read only memory(rom)
 
04 comb ex
04 comb ex04 comb ex
04 comb ex
 
Eso3 tablasestadisticas blog
Eso3 tablasestadisticas blogEso3 tablasestadisticas blog
Eso3 tablasestadisticas blog
 
Adders
AddersAdders
Adders
 
Magnitude comparator
Magnitude comparatorMagnitude comparator
Magnitude comparator
 
⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)
⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)
⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)
 
Booths Multiplication Algorithm
Booths Multiplication AlgorithmBooths Multiplication Algorithm
Booths Multiplication Algorithm
 
Subtractor (1)
Subtractor (1)Subtractor (1)
Subtractor (1)
 
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
 
Vlsi presentation final
Vlsi presentation finalVlsi presentation final
Vlsi presentation final
 
SMU BCA SEM 1 FALL 2016 ASSIGNMENTS
SMU BCA SEM 1 FALL 2016 ASSIGNMENTSSMU BCA SEM 1 FALL 2016 ASSIGNMENTS
SMU BCA SEM 1 FALL 2016 ASSIGNMENTS
 
2 Combinational Logic Circuit 01
2 Combinational Logic Circuit 012 Combinational Logic Circuit 01
2 Combinational Logic Circuit 01
 
adder and subtractor
 adder and subtractor adder and subtractor
adder and subtractor
 
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
 
Eso3 tablasestadisticas blog
Eso3 tablasestadisticas blogEso3 tablasestadisticas blog
Eso3 tablasestadisticas blog
 
Lec10 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Mu...
Lec10 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Mu...Lec10 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Mu...
Lec10 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Mu...
 
10CSL67 CG LAB PROGRAM 9
10CSL67 CG LAB PROGRAM 910CSL67 CG LAB PROGRAM 9
10CSL67 CG LAB PROGRAM 9
 
10CSL67 CG LAB PROGRAM 4
10CSL67 CG LAB PROGRAM 410CSL67 CG LAB PROGRAM 4
10CSL67 CG LAB PROGRAM 4
 
What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
 
Booth's algorithm part 1
Booth's algorithm part 1Booth's algorithm part 1
Booth's algorithm part 1
 

Similar to Top schools in faridabad

Lab Manual Computer Organization and Architecture
Lab Manual Computer Organization and ArchitectureLab Manual Computer Organization and Architecture
Lab Manual Computer Organization and Architecture
RashidFaridChishti
 
Logic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.pptLogic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.ppt
Albin562191
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
Pavan Mukku
 
combinational circuits dispositivos .ppt
combinational circuits dispositivos .pptcombinational circuits dispositivos .ppt
combinational circuits dispositivos .ppt
FilibertoMoralesGarc
 
chapter4-Arithmetic_new.ppt having sums og
chapter4-Arithmetic_new.ppt having sums  ogchapter4-Arithmetic_new.ppt having sums  og
chapter4-Arithmetic_new.ppt having sums og
GauravDaware2
 
COA-unit-2-Arithmetic.ppt
COA-unit-2-Arithmetic.pptCOA-unit-2-Arithmetic.ppt
COA-unit-2-Arithmetic.ppt
Ruhul Amin
 
Lecture 8 (1).pptx
Lecture 8 (1).pptxLecture 8 (1).pptx
Lecture 8 (1).pptx
MuhammadAbubakar680442
 
Binary Adder Design(COA).ppt
Binary Adder Design(COA).pptBinary Adder Design(COA).ppt
Binary Adder Design(COA).ppt
RohitPaul71
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
Krishnavenimanickam2
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
SanjaiPrasad
 
Chapter 04 - ALU Operation.ppt
Chapter 04 - ALU Operation.pptChapter 04 - ALU Operation.ppt
Chapter 04 - ALU Operation.ppt
MonirJihad1
 
Arithmetic by aniket bhute
Arithmetic by aniket bhuteArithmetic by aniket bhute
Arithmetic by aniket bhute
Aniket Bhute
 
Arithmetic micro operations
Arithmetic micro operationsArithmetic micro operations
Arithmetic micro operations
Nitesh Bichwani
 
combinational-circuit.pptx it tis creative study of digital electronics for ...
combinational-circuit.pptx it tis creative study of  digital electronics for ...combinational-circuit.pptx it tis creative study of  digital electronics for ...
combinational-circuit.pptx it tis creative study of digital electronics for ...
RishabhSingh308993
 
combinational-circuit presenmtation .ppt
combinational-circuit presenmtation .pptcombinational-circuit presenmtation .ppt
combinational-circuit presenmtation .ppt
FilibertoMoralesGarc
 
combinational-circuit.ppt
combinational-circuit.pptcombinational-circuit.ppt
combinational-circuit.ppt
ShivamRathod34
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
amudhak10
 
Lecture 8.pptx
Lecture 8.pptxLecture 8.pptx
Lecture 8.pptx
MuhammadAbubakar680442
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
ssuserf7cd2b
 
Lec20
Lec20Lec20

Similar to Top schools in faridabad (20)

Lab Manual Computer Organization and Architecture
Lab Manual Computer Organization and ArchitectureLab Manual Computer Organization and Architecture
Lab Manual Computer Organization and Architecture
 
Logic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.pptLogic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.ppt
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
 
combinational circuits dispositivos .ppt
combinational circuits dispositivos .pptcombinational circuits dispositivos .ppt
combinational circuits dispositivos .ppt
 
chapter4-Arithmetic_new.ppt having sums og
chapter4-Arithmetic_new.ppt having sums  ogchapter4-Arithmetic_new.ppt having sums  og
chapter4-Arithmetic_new.ppt having sums og
 
COA-unit-2-Arithmetic.ppt
COA-unit-2-Arithmetic.pptCOA-unit-2-Arithmetic.ppt
COA-unit-2-Arithmetic.ppt
 
Lecture 8 (1).pptx
Lecture 8 (1).pptxLecture 8 (1).pptx
Lecture 8 (1).pptx
 
Binary Adder Design(COA).ppt
Binary Adder Design(COA).pptBinary Adder Design(COA).ppt
Binary Adder Design(COA).ppt
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
 
Chapter 04 - ALU Operation.ppt
Chapter 04 - ALU Operation.pptChapter 04 - ALU Operation.ppt
Chapter 04 - ALU Operation.ppt
 
Arithmetic by aniket bhute
Arithmetic by aniket bhuteArithmetic by aniket bhute
Arithmetic by aniket bhute
 
Arithmetic micro operations
Arithmetic micro operationsArithmetic micro operations
Arithmetic micro operations
 
combinational-circuit.pptx it tis creative study of digital electronics for ...
combinational-circuit.pptx it tis creative study of  digital electronics for ...combinational-circuit.pptx it tis creative study of  digital electronics for ...
combinational-circuit.pptx it tis creative study of digital electronics for ...
 
combinational-circuit presenmtation .ppt
combinational-circuit presenmtation .pptcombinational-circuit presenmtation .ppt
combinational-circuit presenmtation .ppt
 
combinational-circuit.ppt
combinational-circuit.pptcombinational-circuit.ppt
combinational-circuit.ppt
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
 
Lecture 8.pptx
Lecture 8.pptxLecture 8.pptx
Lecture 8.pptx
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
Lec20
Lec20Lec20
Lec20
 

More from Edhole.com

Ca in patna
Ca in patnaCa in patna
Ca in patna
Edhole.com
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarka
Edhole.com
 
Ca in dwarka
Ca in dwarkaCa in dwarka
Ca in dwarka
Edhole.com
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarka
Edhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
Edhole.com
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in surat
Edhole.com
 
Website dsigning company in india
Website dsigning company in indiaWebsite dsigning company in india
Website dsigning company in india
Edhole.com
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhi
Edhole.com
 
Ca in patna
Ca in patnaCa in patna
Ca in patna
Edhole.com
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarka
Edhole.com
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarka
Edhole.com
 
Ca in dwarka
Ca in dwarkaCa in dwarka
Ca in dwarka
Edhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
Edhole.com
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in surat
Edhole.com
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in india
Edhole.com
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhi
Edhole.com
 
Website designing company in mumbai
Website designing company in mumbaiWebsite designing company in mumbai
Website designing company in mumbai
Edhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
Edhole.com
 
Website desinging company in surat
Website desinging company in suratWebsite desinging company in surat
Website desinging company in surat
Edhole.com
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in india
Edhole.com
 

More from Edhole.com (20)

Ca in patna
Ca in patnaCa in patna
Ca in patna
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarka
 
Ca in dwarka
Ca in dwarkaCa in dwarka
Ca in dwarka
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarka
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in surat
 
Website dsigning company in india
Website dsigning company in indiaWebsite dsigning company in india
Website dsigning company in india
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhi
 
Ca in patna
Ca in patnaCa in patna
Ca in patna
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarka
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarka
 
Ca in dwarka
Ca in dwarkaCa in dwarka
Ca in dwarka
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in surat
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in india
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhi
 
Website designing company in mumbai
Website designing company in mumbaiWebsite designing company in mumbai
Website designing company in mumbai
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website desinging company in surat
Website desinging company in suratWebsite desinging company in surat
Website desinging company in surat
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in india
 

Recently uploaded

How to deliver Powerpoint Presentations.pptx
How to deliver Powerpoint  Presentations.pptxHow to deliver Powerpoint  Presentations.pptx
How to deliver Powerpoint Presentations.pptx
HajraNaeem15
 
math operations ued in python and all used
math operations ued in python and all usedmath operations ued in python and all used
math operations ued in python and all used
ssuser13ffe4
 
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
GeorgeMilliken2
 
Hindi varnamala | hindi alphabet PPT.pdf
Hindi varnamala | hindi alphabet PPT.pdfHindi varnamala | hindi alphabet PPT.pdf
Hindi varnamala | hindi alphabet PPT.pdf
Dr. Mulla Adam Ali
 
Walmart Business+ and Spark Good for Nonprofits.pdf
Walmart Business+ and Spark Good for Nonprofits.pdfWalmart Business+ and Spark Good for Nonprofits.pdf
Walmart Business+ and Spark Good for Nonprofits.pdf
TechSoup
 
UGC NET Exam Paper 1- Unit 1:Teaching Aptitude
UGC NET Exam Paper 1- Unit 1:Teaching AptitudeUGC NET Exam Paper 1- Unit 1:Teaching Aptitude
UGC NET Exam Paper 1- Unit 1:Teaching Aptitude
S. Raj Kumar
 
LAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UP
LAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UPLAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UP
LAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UP
RAHUL
 
IGCSE Biology Chapter 14- Reproduction in Plants.pdf
IGCSE Biology Chapter 14- Reproduction in Plants.pdfIGCSE Biology Chapter 14- Reproduction in Plants.pdf
IGCSE Biology Chapter 14- Reproduction in Plants.pdf
Amin Marwan
 
BBR 2024 Summer Sessions Interview Training
BBR  2024 Summer Sessions Interview TrainingBBR  2024 Summer Sessions Interview Training
BBR 2024 Summer Sessions Interview Training
Katrina Pritchard
 
Chapter wise All Notes of First year Basic Civil Engineering.pptx
Chapter wise All Notes of First year Basic Civil Engineering.pptxChapter wise All Notes of First year Basic Civil Engineering.pptx
Chapter wise All Notes of First year Basic Civil Engineering.pptx
Denish Jangid
 
clinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdfclinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdf
Priyankaranawat4
 
The History of Stoke Newington Street Names
The History of Stoke Newington Street NamesThe History of Stoke Newington Street Names
The History of Stoke Newington Street Names
History of Stoke Newington
 
ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...
ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...
ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...
PECB
 
Temple of Asclepius in Thrace. Excavation results
Temple of Asclepius in Thrace. Excavation resultsTemple of Asclepius in Thrace. Excavation results
Temple of Asclepius in Thrace. Excavation results
Krassimira Luka
 
spot a liar (Haiqa 146).pptx Technical writhing and presentation skills
spot a liar (Haiqa 146).pptx Technical writhing and presentation skillsspot a liar (Haiqa 146).pptx Technical writhing and presentation skills
spot a liar (Haiqa 146).pptx Technical writhing and presentation skills
haiqairshad
 
The basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptxThe basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptx
heathfieldcps1
 
How to Setup Warehouse & Location in Odoo 17 Inventory
How to Setup Warehouse & Location in Odoo 17 InventoryHow to Setup Warehouse & Location in Odoo 17 Inventory
How to Setup Warehouse & Location in Odoo 17 Inventory
Celine George
 
Mule event processing models | MuleSoft Mysore Meetup #47
Mule event processing models | MuleSoft Mysore Meetup #47Mule event processing models | MuleSoft Mysore Meetup #47
Mule event processing models | MuleSoft Mysore Meetup #47
MysoreMuleSoftMeetup
 
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptxNEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
iammrhaywood
 
Solutons Maths Escape Room Spatial .pptx
Solutons Maths Escape Room Spatial .pptxSolutons Maths Escape Room Spatial .pptx
Solutons Maths Escape Room Spatial .pptx
spdendr
 

Recently uploaded (20)

How to deliver Powerpoint Presentations.pptx
How to deliver Powerpoint  Presentations.pptxHow to deliver Powerpoint  Presentations.pptx
How to deliver Powerpoint Presentations.pptx
 
math operations ued in python and all used
math operations ued in python and all usedmath operations ued in python and all used
math operations ued in python and all used
 
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
What is Digital Literacy? A guest blog from Andy McLaughlin, University of Ab...
 
Hindi varnamala | hindi alphabet PPT.pdf
Hindi varnamala | hindi alphabet PPT.pdfHindi varnamala | hindi alphabet PPT.pdf
Hindi varnamala | hindi alphabet PPT.pdf
 
Walmart Business+ and Spark Good for Nonprofits.pdf
Walmart Business+ and Spark Good for Nonprofits.pdfWalmart Business+ and Spark Good for Nonprofits.pdf
Walmart Business+ and Spark Good for Nonprofits.pdf
 
UGC NET Exam Paper 1- Unit 1:Teaching Aptitude
UGC NET Exam Paper 1- Unit 1:Teaching AptitudeUGC NET Exam Paper 1- Unit 1:Teaching Aptitude
UGC NET Exam Paper 1- Unit 1:Teaching Aptitude
 
LAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UP
LAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UPLAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UP
LAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UP
 
IGCSE Biology Chapter 14- Reproduction in Plants.pdf
IGCSE Biology Chapter 14- Reproduction in Plants.pdfIGCSE Biology Chapter 14- Reproduction in Plants.pdf
IGCSE Biology Chapter 14- Reproduction in Plants.pdf
 
BBR 2024 Summer Sessions Interview Training
BBR  2024 Summer Sessions Interview TrainingBBR  2024 Summer Sessions Interview Training
BBR 2024 Summer Sessions Interview Training
 
Chapter wise All Notes of First year Basic Civil Engineering.pptx
Chapter wise All Notes of First year Basic Civil Engineering.pptxChapter wise All Notes of First year Basic Civil Engineering.pptx
Chapter wise All Notes of First year Basic Civil Engineering.pptx
 
clinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdfclinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdf
 
The History of Stoke Newington Street Names
The History of Stoke Newington Street NamesThe History of Stoke Newington Street Names
The History of Stoke Newington Street Names
 
ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...
ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...
ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...
 
Temple of Asclepius in Thrace. Excavation results
Temple of Asclepius in Thrace. Excavation resultsTemple of Asclepius in Thrace. Excavation results
Temple of Asclepius in Thrace. Excavation results
 
spot a liar (Haiqa 146).pptx Technical writhing and presentation skills
spot a liar (Haiqa 146).pptx Technical writhing and presentation skillsspot a liar (Haiqa 146).pptx Technical writhing and presentation skills
spot a liar (Haiqa 146).pptx Technical writhing and presentation skills
 
The basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptxThe basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptx
 
How to Setup Warehouse & Location in Odoo 17 Inventory
How to Setup Warehouse & Location in Odoo 17 InventoryHow to Setup Warehouse & Location in Odoo 17 Inventory
How to Setup Warehouse & Location in Odoo 17 Inventory
 
Mule event processing models | MuleSoft Mysore Meetup #47
Mule event processing models | MuleSoft Mysore Meetup #47Mule event processing models | MuleSoft Mysore Meetup #47
Mule event processing models | MuleSoft Mysore Meetup #47
 
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptxNEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
NEWSPAPERS - QUESTION 1 - REVISION POWERPOINT.pptx
 
Solutons Maths Escape Room Spatial .pptx
Solutons Maths Escape Room Spatial .pptxSolutons Maths Escape Room Spatial .pptx
Solutons Maths Escape Room Spatial .pptx
 

Top schools in faridabad

  • 1. Top School in Faridabad By: School.edhole.com
  • 2. 2 Chapter Four Register Transfer and Micro operations School.edhole.com
  • 3. 3 Contents • 4-1 Register Transfer Language • 4-2 Register Transfer • 4-3 Bus and Memory transfers • 4-4 Arithmetic Micro operations • 4-5 Logic Micro operations • 4-6 Shift Micro operations • 4-7 Arithmetic School.edhole. cloogimc shift unit
  • 4. 4 Register Transfer Language  The set of register it contains and their functions.  The sequence of micro operations performed on the binary information stored in the register.  The control that initiated the sequence of micro operations. School.edhole.com
  • 5. 5 Figure 4-1 Block diagram of register R1 Register R Showing individual bits R2 7 6 5 4 3 2 1 0 PC(H) PC(L) 15 0 15 8 7 0 Numbering of bits Divide into two parts School.edhole.com
  • 6. 6 Figure 4-2 Transfer from R1 to R2 P: R2 R1 R2 Contro l circuit P Load n Clock R1 School.edhole.com
  • 7. 7 Figure 4-2 b Timing diagram Clock t t+1 load Transfer occurs here School.edhole.com
  • 8. 8 Table 4-1 Basic symbols for register transfer Symbol Description Examples Letters (and numerals) Parentheses ( ) Arrow Comma , Denotes a register Denotes a part of a register Denotes transfer of information Separates two micro operations MAR, R2 R2(0-7),R2(L) R2 R1 R2 R1, R1 School.edhole.com R2
  • 9. 9 Figure 4-3 BUS AND MEMORY TRANSFER 4 – L I N E C O M M O N B U S 4 x 1 M U X 0 3 2 1 0 D0 C0 B0 A0 D2 D1 D0 C2 C1 C0 B2 B1 B0 A2 A1 A0 3 2 1 0 4 x 1 M U X 1 3 2 1 0 4 x 1 M U X 2 3 2 1 0 4 x 1 M U X 3 3 2 1 0 D2 C2 B2 A2 D1 C1 B1 A1 3 2 1 0 3 2 1 0 3 2 1 0 REGISTER D REGISTER C REGISTER B REGISTER A S1 S0 School.edhole.com
  • 10. 10 Table 4-2 Function table for bus s1 s2 Register selected A B C D 0 0 0 1 1 0 1 1 School.edhole.com
  • 11. 11 Figure 4-4 Graphical symbol for Three-state Bus Buffers Normal input A Control input C Output Y=A if C=1 High-impedance if C=0 School.edhole.com
  • 12. 12 Figure 4-5 Bus line with three state-buffers Bus line for bit 0 A0 B0 C0 D0 Select Enable 0 1 2 3 2 x 4 Decoder S0 S0 E School.edhole.com
  • 13. 13 Memory Transfer Read: DR M[AR] Write: M[AR] R1 School.edhole.com
  • 14. 14 Arithmetic Micro operations  Register transfer micro operations transfer binary information from one register to another.  Arithmetic micro operation performs arithmetic operations on numeric data stored in register.  Logic micro operations perform bit manipulation operations on nonnumeric data stored in register.  Shift micro operations perform shift operations on data stored register. School.edhole.com
  • 15. 15 Table 4-3 Arithmetic Micro operation Symbolic designation Description R3 R1+ R2 R3 R1- R2 R2 R2 R2 R2 + 1 R3 ¬ R1+ R2 + 1 R1 R1 + R1 1 R1 - 1 Contents of R1 plus R2 transferred to R3 Contents of R1 minus R2 transferred to R3 Complement the contents of R2( 1’s complement) 2’s complement the contents of R2(negate) R1 plus the2’s complement of R2(subtraction) Increment the contents of R1 by one School.edhole.cDoemcrement the contents of R1 by one
  • 16. 16 Figure 4-6 4 – Bit binary adder B0 A0 B3 A3 B2 A2 B1 A1 C3 C2 C1 FA FA FA FA C0 C4 S3 S2 S1 S0 School.edhole.com
  • 17. B3 A3 B2 A2 B1 A1 B0 A0 M 17 Figure 4-7 4 – bit adder subtractor FA C3 FA C2 FA C1 FA C0 C4 S3 S2 S1 S0 School.edhole.com
  • 18. A3 A2 A1 A0 1 x y x y x y x y 18 Figure 4-8 4 – Bit binary Incrementer HA HA HA HA C S C S C S C S C4 S3 S2 S1 S0 School.edhole.com
  • 19. 19 S1 S0 0 1 23 S1 S0 0 1 3 2 Figure 4-9 4-bit arithmetic circuit Cin S0 S1 A0 B0 B1 B2 B3 Xo Co X1 C1 X2 C2 X3 C3 Do D1 D2 D3 Cout yo C1 y1 C2 y2 C3 y3 C4 0 1 S1 S0 0 1 3 2 S1 S0 0 1 3 2 4 x 1 MUX 4 x 1 MUX 4 x 1 MUX 4 x 1 School.edhole.com MUX
  • 20. 20 Table 4-4 Arithmetic circuit function table Select S1 S0 Cin Input Output Y D = A + Y + Cin Micro operation 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 B B B B 0 0 1 1 D = A + B D = A + B + 1 D = A + B D = A + B + 1 D = A D = A + 1 D = A - 1 D = A Add Add with carry Subt. with borrow Subtract Transfer A Increment A Decrement A Transfer A School.edhole.com
  • 21. 21 Table 4 – 5 Truth table for 16 Function of two variables x y F0 F1 F2 F3 F4 F5 F6 F7 F8 F9F10 F11 F12F13 F14 F15 0 0 1 1 0 1 0 1 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 School.edhole.com
  • 22. 22 TABLE 4-6 SIXTEEN LOGIC MICRO OPERATIONS Boolean function Micro operations Name F0 = 0 F  0 Clear F1 = xy F  A ^ B And F2 = xy’ F  A ^ B F3 = x F  A Transfer A F4 = x’y F  A ^ B F5 = y F  B Transfer B F6 = x y F  A B Exclusive-or F7 = x + y F A ٧ B OR F8 = (x + Y)’ F  A V B NOR F9 = (x Y)’ F A B Exclusive-NOR F10 = y’ F B Complement B F11 = x + y ‘ F A V B F12 = x’ F A Complement A F13 = x’ + y F  A v B F14 = (xy)’ F  A ^ B NAND F15 = 1 F  all 1’s Set to all 1’s School.edhole.com
  • 23. 23 Figure 4-10 One stage of logic circuit 4x1 MUX S1 S0 Output Operation 0 0 1 1 0 1 0 1 E = A ^ B E = A v B E = A B E = A AND OR XOR COMPLEMEN T E i S1 S0 A i B i 0 1 2 3 School.edhole.com
  • 24. 24 Figure 4-12 4-bit combinational circuit shifter S 0 1 S 0 1 S 0 1 S 0 1 Mux Mux Mux Mux Select S 0 1 Output H0 H0 H1 H2 H3 H1 H2 H3 IR A1 A0 A2 A1 A3 A2 Il Ao A1 A3 A4 Serial input (IR) Serial input (IL) Select 0 for shift right 1 for shift left School.edhole.com
  • 25. 25 Figure 4-13 One stage of arithmetic logic shift unit Select 0 1 2 3 Di Ei shr shl S3 S2 S1 Ai -1 Ai+1 Bi Ai Ci One stage of arithmetic circuit Ci+1 S0 One stage of logic circuit F i 4 x 1 MUX School.edhole.com
  • 26. 26 Operation Select S3 S2 S1 S0 Cin Operation Function 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 1 0 0 1 0 0 0 0 1 0 1 0 0 1 1 0 0 0 1 1 1 0 1 0 0 x 0 1 0 1 x 0 1 1 0 x 0 1 1 1 x 1 0 x x x 1 1 x x x F = A F = A + 1 F = A + B F = A + B +1 F = A + B F = A + B + 1 F = A -1 F = A F = A ^ B F = A v B F = A B F = A F = shr A R = shl A Transfer A Increment A Addition Add with carry Subtract with borrow Subtraction Decrement A Transfer A AND OR XOR Complement A Shift right A into F Shift left A into F Table 4-8 Function table for arithmetic logic shift unit School.edhole.com