SlideShare a Scribd company logo
TIMING AND CONTROL
UNIT
CONTROL UNIT
• CPU is partitioned into Arithmetic Logic Unit (ALU) and Control Unit
(CU)
• The function of control unit is to generate relevant timing and control
signals to all operations in the computer.
• It controls the flow of data between the processor and memory and
peripherals
FUNCTIONS OF CONTROL UNIT
• The control unit directs the entire computer system to carry out
stored program instructions.
• The control unit must communicate with both the arithmetic logic
unit (ALU) and main memory.
• The control unit instructs the arithmetic logic unit that which logical
or arithmetic operation is to be performed.
• The control unit co-ordinates the activities of the other two units as
well as all peripherals and auxiliary storage devices linked to the
computer.
DESIGN OF CONTROL UNIT
• Control unit generates control signals using one of the two
organizations:
• Hardwired Control Unit
• Micro-programmed Control
HARDWIRED CONTROL UNIT
• It is implemented as logic circuits (gates, flip-flops, decoders etc.) in
the hardware.
• This organization is very complicated if we have a large control unit.
• In this organization, if the design has to be modified or changed,
requires changes in the wiring among the various components. Thus
the modification of all the combinational circuits may be very
difficult.
HARDWIRED CONTROL UNIT ADVANTAGES
• Hardwired Control Unit is fast because control signals are
generated by combinational circuits.
• The delay in generation of control signals depends upon the
number of gates.
HARDWIRED CONTROL UNIT
DISADVANTAGES
• More is the control signals required by CPU; more complex will be the
design of control unit.
• Modifications in control signal are very difficult. That means it
requires rearranging of wires in the hardware circuit.
• It is difficult to correct mistake in original design or adding new
feature in existing design of control unit.
CONTROL UNIT(HARDWIRED)
Control unit consist of a:
- Instruction Register
- Number of Control Logic Gates,
- Two Decoders
- 4-bit Sequence Counter
CONTD…
• An instruction read from memory is placed in the
instruction register (IR).
• The instruction register is divided into three parts: the I bit,
operation code, and address part.
• First 12-bits (0-11) to specify an address, next 3-bits specify
the operation code (opcode) field of the instruction and last
left most bit specify the addressing mode I. I = 0 for direct
address I = 1 for indirect address
CONTD..
• First 12-bits (0-11) are applied to the control logic gates.
• The operation code bits (12 – 14) are decoded with a 3 x 8
decoder.
• The eight outputs ( D0 through D7) from a decoder goes to
the control logic gates to perform specific operation.
• Last bit 15 is transferred to a I flip-flop designated by
symbol I.
CONTD…
• The 4-bit sequence counter SC can count in binary from 0
through 15.
• The counter output is decoded into 16 timing pulses T0
through T15.
• The sequence counter can be incremented by INR input or
clear by CLR input synchronously.
CONTD…
• For example: Consider the case where SC is incremented to
provide timing signals T0, T1, T 2 , T3, and T4 in sequence.
At time T4 , SC is cleared to 0 if decoder output D3 is
active. This is expressed symbolically by the statement:
D3 T4 : SC ← 0
• The timing diagram shows the time relationship of the
control signals.
Timing and control unit

More Related Content

What's hot

8237 dma controller
8237 dma controller8237 dma controller
8237 dma controllerTech_MX
 
memory reference instruction
memory reference instructionmemory reference instruction
memory reference instruction
DeepikaT13
 
Hardwired control
Hardwired controlHardwired control
Hardwired control
Siddique Ibrahim
 
Displacement addressing
Displacement addressingDisplacement addressing
Displacement addressing
Rajon
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
Balakrishna Chowdary
 
design of accumlator
design of accumlatordesign of accumlator
design of accumlator
SangeethaSasi1
 
Basic Computer Organization and Design
Basic  Computer  Organization  and  DesignBasic  Computer  Organization  and  Design
Basic Computer Organization and Design
Aksum Institute of Technology(AIT, @Letsgo)
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
pradeepa velmurugan
 
Memory & I/O interfacing
Memory & I/O  interfacingMemory & I/O  interfacing
Memory & I/O interfacing
deval patel
 
pipelining
pipeliningpipelining
pipelining
Siddique Ibrahim
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formats
Mazin Alwaaly
 
Intro to Buses (Computer Architecture)
Intro to Buses  (Computer Architecture)Intro to Buses  (Computer Architecture)
Intro to Buses (Computer Architecture)Matthew Levandowski
 
Instruction cycle with interrupts
Instruction cycle with interruptsInstruction cycle with interrupts
Instruction cycle with interrupts
Shubham Jain
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
Kamal Acharya
 
Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unit
Mazin Alwaaly
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
Sadaf Rasheed
 
80286 microprocessor
80286 microprocessor80286 microprocessor
80286 microprocessor
Avin Mathew
 

What's hot (20)

8237 dma controller
8237 dma controller8237 dma controller
8237 dma controller
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
memory reference instruction
memory reference instructionmemory reference instruction
memory reference instruction
 
Hardwired control
Hardwired controlHardwired control
Hardwired control
 
Displacement addressing
Displacement addressingDisplacement addressing
Displacement addressing
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 
design of accumlator
design of accumlatordesign of accumlator
design of accumlator
 
Basic Computer Organization and Design
Basic  Computer  Organization  and  DesignBasic  Computer  Organization  and  Design
Basic Computer Organization and Design
 
Instruction code
Instruction codeInstruction code
Instruction code
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
Memory & I/O interfacing
Memory & I/O  interfacingMemory & I/O  interfacing
Memory & I/O interfacing
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
pipelining
pipeliningpipelining
pipelining
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formats
 
Intro to Buses (Computer Architecture)
Intro to Buses  (Computer Architecture)Intro to Buses  (Computer Architecture)
Intro to Buses (Computer Architecture)
 
Instruction cycle with interrupts
Instruction cycle with interruptsInstruction cycle with interrupts
Instruction cycle with interrupts
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unit
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
 
80286 microprocessor
80286 microprocessor80286 microprocessor
80286 microprocessor
 

Viewers also liked

Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unitAnuj Modi
 
intro unix/linux 01
intro unix/linux 01intro unix/linux 01
intro unix/linux 01
duquoi
 
The evolution of computers
The evolution of computersThe evolution of computers
The evolution of computerswenz-pro
 
Overview of linux kernel development
Overview of linux kernel developmentOverview of linux kernel development
Overview of linux kernel development
Pushkar Pashupat
 
Control unit design
Control unit designControl unit design
Control unit design
Satyamevjayte Haxor
 
13. Computer Systems Input And Output Architecture
13. Computer Systems   Input And  Output Architecture13. Computer Systems   Input And  Output Architecture
13. Computer Systems Input And Output ArchitectureNew Era University
 
Unit 5 I/O organization
Unit 5   I/O organizationUnit 5   I/O organization
Unit 5 I/O organizationchidabdu
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control Unit
Kamal Acharya
 
intro unix/linux 02
intro unix/linux 02intro unix/linux 02
intro unix/linux 02
duquoi
 
Control unit
Control  unitControl  unit
Control unit
Sameer Patil
 
Electronic Control Unit(ECU)
Electronic Control Unit(ECU)Electronic Control Unit(ECU)
Electronic Control Unit(ECU)
Ankul Gupta
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
Kamal Acharya
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control Anuj Modi
 
TEDx Manchester: AI & The Future of Work
TEDx Manchester: AI & The Future of WorkTEDx Manchester: AI & The Future of Work
TEDx Manchester: AI & The Future of Work
Volker Hirsch
 

Viewers also liked (15)

Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unit
 
Control unit
Control unitControl unit
Control unit
 
intro unix/linux 01
intro unix/linux 01intro unix/linux 01
intro unix/linux 01
 
The evolution of computers
The evolution of computersThe evolution of computers
The evolution of computers
 
Overview of linux kernel development
Overview of linux kernel developmentOverview of linux kernel development
Overview of linux kernel development
 
Control unit design
Control unit designControl unit design
Control unit design
 
13. Computer Systems Input And Output Architecture
13. Computer Systems   Input And  Output Architecture13. Computer Systems   Input And  Output Architecture
13. Computer Systems Input And Output Architecture
 
Unit 5 I/O organization
Unit 5   I/O organizationUnit 5   I/O organization
Unit 5 I/O organization
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control Unit
 
intro unix/linux 02
intro unix/linux 02intro unix/linux 02
intro unix/linux 02
 
Control unit
Control  unitControl  unit
Control unit
 
Electronic Control Unit(ECU)
Electronic Control Unit(ECU)Electronic Control Unit(ECU)
Electronic Control Unit(ECU)
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
 
TEDx Manchester: AI & The Future of Work
TEDx Manchester: AI & The Future of WorkTEDx Manchester: AI & The Future of Work
TEDx Manchester: AI & The Future of Work
 

Similar to Timing and control unit

Unit II.pptx
Unit II.pptxUnit II.pptx
Unit II.pptx
NidaKhan232565
 
Chapter 1
Chapter 1Chapter 1
Chapter 1
maziyahump
 
B.sc cs-ii-u-2.2-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.2-overview of register transfer, micro operations and basic co...B.sc cs-ii-u-2.2-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.2-overview of register transfer, micro operations and basic co...
Rai University
 
Bca 2nd sem-u-2.2-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.2-overview of register transfer, micro operations and basic c...Bca 2nd sem-u-2.2-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.2-overview of register transfer, micro operations and basic c...
Rai University
 
Timing and control
Timing and controlTiming and control
Timing and control
rajshreemuthiah
 
Computer Organisation and Architecture (COA)
Computer Organisation and Architecture (COA)Computer Organisation and Architecture (COA)
Computer Organisation and Architecture (COA)
SwapnitaSrivastava1
 
Embedded systemsc
Embedded systemscEmbedded systemsc
Embedded systemsc
idris kamaruddin
 
MCA-I-COA- overview of register transfer, micro operations and basic computer...
MCA-I-COA- overview of register transfer, micro operations and basic computer...MCA-I-COA- overview of register transfer, micro operations and basic computer...
MCA-I-COA- overview of register transfer, micro operations and basic computer...
Rai University
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
jbri1395
 
UNIT-IV.ppt
UNIT-IV.pptUNIT-IV.ppt
Computer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organizationComputer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organization
AmrutaMehata
 
Block diagram of a computer
Block diagram of a computerBlock diagram of a computer
Block diagram of a computerQsrealm
 
MECHATRONICS-UNIT 4-PROGRAMMABLE LOGIC CONTROLLER .ppt
MECHATRONICS-UNIT 4-PROGRAMMABLE LOGIC CONTROLLER .pptMECHATRONICS-UNIT 4-PROGRAMMABLE LOGIC CONTROLLER .ppt
MECHATRONICS-UNIT 4-PROGRAMMABLE LOGIC CONTROLLER .ppt
CHANDRA KUMAR S
 
Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2
parthivrathodlits
 
imp plc-presentation-140205031532-phpapp02
imp plc-presentation-140205031532-phpapp02imp plc-presentation-140205031532-phpapp02
imp plc-presentation-140205031532-phpapp02Haji Hussain
 
PLC basic concepts
PLC  basic conceptsPLC  basic concepts
PLC basic concepts
Yasir Hashmi
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
20ME702– MECHATRONICS -UNIT-4.ppt
20ME702– MECHATRONICS -UNIT-4.ppt20ME702– MECHATRONICS -UNIT-4.ppt
20ME702– MECHATRONICS -UNIT-4.ppt
Mohanumar S
 
Programmable logic Controlller ppt
Programmable logic Controlller pptProgrammable logic Controlller ppt
Programmable logic Controlller ppt
karthik R
 
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Mohanumar S
 

Similar to Timing and control unit (20)

Unit II.pptx
Unit II.pptxUnit II.pptx
Unit II.pptx
 
Chapter 1
Chapter 1Chapter 1
Chapter 1
 
B.sc cs-ii-u-2.2-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.2-overview of register transfer, micro operations and basic co...B.sc cs-ii-u-2.2-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.2-overview of register transfer, micro operations and basic co...
 
Bca 2nd sem-u-2.2-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.2-overview of register transfer, micro operations and basic c...Bca 2nd sem-u-2.2-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.2-overview of register transfer, micro operations and basic c...
 
Timing and control
Timing and controlTiming and control
Timing and control
 
Computer Organisation and Architecture (COA)
Computer Organisation and Architecture (COA)Computer Organisation and Architecture (COA)
Computer Organisation and Architecture (COA)
 
Embedded systemsc
Embedded systemscEmbedded systemsc
Embedded systemsc
 
MCA-I-COA- overview of register transfer, micro operations and basic computer...
MCA-I-COA- overview of register transfer, micro operations and basic computer...MCA-I-COA- overview of register transfer, micro operations and basic computer...
MCA-I-COA- overview of register transfer, micro operations and basic computer...
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
 
UNIT-IV.ppt
UNIT-IV.pptUNIT-IV.ppt
UNIT-IV.ppt
 
Computer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organizationComputer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organization
 
Block diagram of a computer
Block diagram of a computerBlock diagram of a computer
Block diagram of a computer
 
MECHATRONICS-UNIT 4-PROGRAMMABLE LOGIC CONTROLLER .ppt
MECHATRONICS-UNIT 4-PROGRAMMABLE LOGIC CONTROLLER .pptMECHATRONICS-UNIT 4-PROGRAMMABLE LOGIC CONTROLLER .ppt
MECHATRONICS-UNIT 4-PROGRAMMABLE LOGIC CONTROLLER .ppt
 
Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2
 
imp plc-presentation-140205031532-phpapp02
imp plc-presentation-140205031532-phpapp02imp plc-presentation-140205031532-phpapp02
imp plc-presentation-140205031532-phpapp02
 
PLC basic concepts
PLC  basic conceptsPLC  basic concepts
PLC basic concepts
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
20ME702– MECHATRONICS -UNIT-4.ppt
20ME702– MECHATRONICS -UNIT-4.ppt20ME702– MECHATRONICS -UNIT-4.ppt
20ME702– MECHATRONICS -UNIT-4.ppt
 
Programmable logic Controlller ppt
Programmable logic Controlller pptProgrammable logic Controlller ppt
Programmable logic Controlller ppt
 
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
 

Recently uploaded

Schematic Diagram MSI MS-7309 - REV 1.0 PDF .pdf
Schematic Diagram MSI MS-7309 - REV 1.0 PDF .pdfSchematic Diagram MSI MS-7309 - REV 1.0 PDF .pdf
Schematic Diagram MSI MS-7309 - REV 1.0 PDF .pdf
nikoloco007
 
LORRAINE ANDREI_LEQUIGAN_GOOGLE CALENDAR
LORRAINE ANDREI_LEQUIGAN_GOOGLE CALENDARLORRAINE ANDREI_LEQUIGAN_GOOGLE CALENDAR
LORRAINE ANDREI_LEQUIGAN_GOOGLE CALENDAR
lorraineandreiamcidl
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证如何办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证如何办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证如何办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证如何办理
aozcue
 
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR - Slides Onl...
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR - Slides Onl...Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR - Slides Onl...
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR - Slides Onl...
Peter Gallagher
 
一比一原版(UCSB毕业证)圣塔芭芭拉社区大学毕业证如何办理
一比一原版(UCSB毕业证)圣塔芭芭拉社区大学毕业证如何办理一比一原版(UCSB毕业证)圣塔芭芭拉社区大学毕业证如何办理
一比一原版(UCSB毕业证)圣塔芭芭拉社区大学毕业证如何办理
aozcue
 
欧洲杯冠军-欧洲杯冠军网站-欧洲杯冠军|【​网址​🎉ac123.net🎉​】领先全球的买球投注平台
欧洲杯冠军-欧洲杯冠军网站-欧洲杯冠军|【​网址​🎉ac123.net🎉​】领先全球的买球投注平台欧洲杯冠军-欧洲杯冠军网站-欧洲杯冠军|【​网址​🎉ac123.net🎉​】领先全球的买球投注平台
欧洲杯冠军-欧洲杯冠军网站-欧洲杯冠军|【​网址​🎉ac123.net🎉​】领先全球的买球投注平台
andreassenrolf537
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证如何办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证如何办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证如何办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证如何办理
peuce
 
天博体育下载-可靠的网络天博体育下载-网络天博体育下载|【​网址​🎉ac123.net🎉​】
天博体育下载-可靠的网络天博体育下载-网络天博体育下载|【​网址​🎉ac123.net🎉​】天博体育下载-可靠的网络天博体育下载-网络天博体育下载|【​网址​🎉ac123.net🎉​】
天博体育下载-可靠的网络天博体育下载-网络天博体育下载|【​网址​🎉ac123.net🎉​】
arcosarturo900
 

Recently uploaded (8)

Schematic Diagram MSI MS-7309 - REV 1.0 PDF .pdf
Schematic Diagram MSI MS-7309 - REV 1.0 PDF .pdfSchematic Diagram MSI MS-7309 - REV 1.0 PDF .pdf
Schematic Diagram MSI MS-7309 - REV 1.0 PDF .pdf
 
LORRAINE ANDREI_LEQUIGAN_GOOGLE CALENDAR
LORRAINE ANDREI_LEQUIGAN_GOOGLE CALENDARLORRAINE ANDREI_LEQUIGAN_GOOGLE CALENDAR
LORRAINE ANDREI_LEQUIGAN_GOOGLE CALENDAR
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证如何办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证如何办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证如何办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证如何办理
 
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR - Slides Onl...
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR - Slides Onl...Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR - Slides Onl...
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR - Slides Onl...
 
一比一原版(UCSB毕业证)圣塔芭芭拉社区大学毕业证如何办理
一比一原版(UCSB毕业证)圣塔芭芭拉社区大学毕业证如何办理一比一原版(UCSB毕业证)圣塔芭芭拉社区大学毕业证如何办理
一比一原版(UCSB毕业证)圣塔芭芭拉社区大学毕业证如何办理
 
欧洲杯冠军-欧洲杯冠军网站-欧洲杯冠军|【​网址​🎉ac123.net🎉​】领先全球的买球投注平台
欧洲杯冠军-欧洲杯冠军网站-欧洲杯冠军|【​网址​🎉ac123.net🎉​】领先全球的买球投注平台欧洲杯冠军-欧洲杯冠军网站-欧洲杯冠军|【​网址​🎉ac123.net🎉​】领先全球的买球投注平台
欧洲杯冠军-欧洲杯冠军网站-欧洲杯冠军|【​网址​🎉ac123.net🎉​】领先全球的买球投注平台
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证如何办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证如何办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证如何办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证如何办理
 
天博体育下载-可靠的网络天博体育下载-网络天博体育下载|【​网址​🎉ac123.net🎉​】
天博体育下载-可靠的网络天博体育下载-网络天博体育下载|【​网址​🎉ac123.net🎉​】天博体育下载-可靠的网络天博体育下载-网络天博体育下载|【​网址​🎉ac123.net🎉​】
天博体育下载-可靠的网络天博体育下载-网络天博体育下载|【​网址​🎉ac123.net🎉​】
 

Timing and control unit

  • 2. CONTROL UNIT • CPU is partitioned into Arithmetic Logic Unit (ALU) and Control Unit (CU) • The function of control unit is to generate relevant timing and control signals to all operations in the computer. • It controls the flow of data between the processor and memory and peripherals
  • 3. FUNCTIONS OF CONTROL UNIT • The control unit directs the entire computer system to carry out stored program instructions. • The control unit must communicate with both the arithmetic logic unit (ALU) and main memory. • The control unit instructs the arithmetic logic unit that which logical or arithmetic operation is to be performed. • The control unit co-ordinates the activities of the other two units as well as all peripherals and auxiliary storage devices linked to the computer.
  • 4. DESIGN OF CONTROL UNIT • Control unit generates control signals using one of the two organizations: • Hardwired Control Unit • Micro-programmed Control
  • 5. HARDWIRED CONTROL UNIT • It is implemented as logic circuits (gates, flip-flops, decoders etc.) in the hardware. • This organization is very complicated if we have a large control unit. • In this organization, if the design has to be modified or changed, requires changes in the wiring among the various components. Thus the modification of all the combinational circuits may be very difficult.
  • 6. HARDWIRED CONTROL UNIT ADVANTAGES • Hardwired Control Unit is fast because control signals are generated by combinational circuits. • The delay in generation of control signals depends upon the number of gates.
  • 7. HARDWIRED CONTROL UNIT DISADVANTAGES • More is the control signals required by CPU; more complex will be the design of control unit. • Modifications in control signal are very difficult. That means it requires rearranging of wires in the hardware circuit. • It is difficult to correct mistake in original design or adding new feature in existing design of control unit.
  • 8. CONTROL UNIT(HARDWIRED) Control unit consist of a: - Instruction Register - Number of Control Logic Gates, - Two Decoders - 4-bit Sequence Counter
  • 9.
  • 10. CONTD… • An instruction read from memory is placed in the instruction register (IR). • The instruction register is divided into three parts: the I bit, operation code, and address part. • First 12-bits (0-11) to specify an address, next 3-bits specify the operation code (opcode) field of the instruction and last left most bit specify the addressing mode I. I = 0 for direct address I = 1 for indirect address
  • 11. CONTD.. • First 12-bits (0-11) are applied to the control logic gates. • The operation code bits (12 – 14) are decoded with a 3 x 8 decoder. • The eight outputs ( D0 through D7) from a decoder goes to the control logic gates to perform specific operation. • Last bit 15 is transferred to a I flip-flop designated by symbol I.
  • 12. CONTD… • The 4-bit sequence counter SC can count in binary from 0 through 15. • The counter output is decoded into 16 timing pulses T0 through T15. • The sequence counter can be incremented by INR input or clear by CLR input synchronously.
  • 13.
  • 14. CONTD… • For example: Consider the case where SC is incremented to provide timing signals T0, T1, T 2 , T3, and T4 in sequence. At time T4 , SC is cleared to 0 if decoder output D3 is active. This is expressed symbolically by the statement: D3 T4 : SC ← 0 • The timing diagram shows the time relationship of the control signals.