SlideShare a Scribd company logo
CONTROL UNIT
1COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
The Control Unit was historically defined as one distinct part of the 1946
reference model of Von Neumann architecture.
The function of control unit is to generate relevant timing and control signals to
all operations in the computer.
Control Unit is “the brain within the brain”.
It controls the flow of data between the processor and memory and peripherals.
The examples of devices that require a control unit are CPUs and graphics
processing units (GPUs).
2COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
FUNCTIONS
 The control unit directs the entire computer system to carry out stored
program instructions.
 The control unit must communicate with both the arithmetic logic unit
(ALU) and main memory.
 The control unit instructs the arithmetic logic unit that which logical or
arithmetic operation is to be performed.
 The control unit co-ordinates the activities of the other two units as well
as all peripherals and auxiliary storage devices linked to the computer.
3COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
TYPES
Control unit generates control signals using one of the two
organizations :
 Hardwired Control Unit.
 Micro-programmed Control Unit.
4COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
Hardwired Control Unit
 Hardwired control units are implemented through use of sequential
logic units or circuits like gates , fliflops , decoders in hardware.
 Hardwired control units are generally faster than micro-programmed
designs.
 This architecture is preferred in reduced instruction set computers (RISC)
as they use a simpler instruction set.
 The hardwired approach has become less popular as computers have
evolved as at one time, control units for CPUs were ad-hoc logic, and they
were difficult to design.
5COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
ADVANTAGES
 Hardwired Control Unit is fast because control signals are generated by
combinational circuits.
 The delay in generation of control signals depends upon the number of
gates.
 The performances is high as compared to micro-programmed control unit.
6COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
DISADVANTAGES
 The control signals required by the CPU will be more complex
 Modifications in control signal are very difficult. That means it requires
rearranging of wires in the hardware circuit.
 It is difficult to correct mistake in original design or adding new features
in existing design of control unit.
7COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
CONSIST OF:
Control unit consist of a:
 Instruction Register
 Number of Control Logic Gates,
 Two Decoders
 4-bit Sequence Counter
8COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
ARCHITECTURE
9COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
 An instruction read from memory is placed in the instruction register (IR).
 The instruction register is divided into three parts: the I bit, operation
code, and address part.
 First 12-bits (0-11) to specify an address, next 3-bits specify the
operation code (opcode) field of the instruction and last left most bit
specify the addressing mode I.
 I = 0 for direct address
 I = 1 for indirect address
10COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
 First 12-bits (0-11) are applied to the control logic gates.
 The operation code bits (12 – 14) are decoded with a 3 x 8 decoder.
 The eight outputs ( D0 through D7) from a decoder goes to the control
logic gates to perform specific operation.
 Last bit 15 is transferred to a I flip-flop designated by symbol I.
11COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
 The 4-bit sequence counter SC can count in binary from 0 through 15.
 The counter output is decoded into 16 timing pulses T0 through T15.
 The sequence counter can be incremented by INR.
 input or clear by CLR input synchronously.
12COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
EXAMPLE
 Consider the case where SC is incremented to provide timing signalsT0,
T1, T 2 , T3, and T4 in sequence. At time T4 , SC is cleared to 0 if decoder
output D3 is active. This is expressed symbolically by the statement:
D3 T4 : SC ← 0
 The timing diagram shows the time relationship of the control signals.
13COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
TIMING DIAGRAM
14COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
MICRO-PROGRAMMED
CONTROL UNIT
 The idea of microprogramming was introduced by Maurice Wilkes in 1951.
 Micro-programs were organized as a sequence of microinstructions and
stored in special control memory.
 The main advantage of the micro-program control unit is the simplicity of
its structure.
 Outputs of the controller are organized in microinstructions and they can
be easily replaced
15COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
 A micro-programmed control unit is implemented using programming
approach. A sequence of micro operations are carried out by executing a
program consisting of micro-instructions.
 Micro-program, consisting of micro-instructions is stored in the control
memory of the control unit.
 Execution of a micro-instruction is responsible for generation of a set of
control signals.
16COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
 Micro-Programs: Microprogramming is the concept for generating
control signals using programs. These programs are called micro -
programs.
 Micro-Instructions: The instructions that make micro-program are called
micro-instructions.
 Micro-Code: Micro-program is a group of microinstructions. The micro-
program can also be termed as micro-code.
 Control Memory: Micro-programs are stored in the read only memory
(ROM). That memory is called control memory.
17COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
ADVANTAGES
 The design of micro-program control unit is less complex because micro-
programs are implemented using software routines.
 The micro-programmed control unit is more flexible because design
modifications, correction and enhancement is easily possible.
 The new or modified instruction set of CPU can be easily implemented by
simply rewriting or modifying the contents of control memory.
 The fault can be easily diagnosed in the micro-program control unit using
diagnostics tools by maintaining the contents of flags, registers and
counters.
18COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
DISADVANTAGES
 The micro-program control unit is slower than hardwired control unit.
 That means to execute an instruction in micro-program control unit
requires more time.
 The micro-program control unit is expensive than hardwired control unit
in case of limited hardware resources.
 The design duration of micro-program control unit is more than hardwired
control unit for smaller CPU.
19COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
20-May-14 20
CONSIST OF :
Control unit consist of a :
 Next address generator
 Control address register
 Control memory
 Control data register
COMPUTER ORGANIZATION AND ARCHITECTURE
ARCHITECTURE
 The address of micro-instruction that is to be executed is stored in the
control address register (CAR).
 Micro-instruction corresponding to the address stored in CAR is fetched
from control memory and is stored in the control data register (CDR).
 This micro-instruction contains control word to execute one or more
micro-operations.
 After the execution of all micro-operations of micro-instruction, the
address of next micro-instruction is located.
21COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
22COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
COMPARISON BETWEEN HARDWIRED AND MICROPRGRAMMED
CONTROL UNIT
ATTRIBUTE HARDWIRED CONTROL
UNIT
MICRO-PROGRAMMED
CONTROL UNIT
SPEED FAST SLOW
COST OF
IMPLEMENTATION
MORE CHEAPER
FLEXIBILITY NOT FLEXIBLE, DIFFICULT
TO MODIFY FOR NEW
INSTRUCTION
FLEXIBLE, NEW
INSTRUCTIONS CAN BE
ADDED
ABILITY TO HANDLE
COMPLEX INSTRUCTION
DIFFICULT EASIER
DECODING COMPLEX EASY
APPLICATION RISC MICROPROCESSOR CISC MICROPROCESSOR
INSTRUCTION SET SIZE SMALL LARGE
CONTROL MEMORY ABSENT PRESENT
CHIP AREA REQUIRED LESS MORE
23
THANKYOU
24COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14

More Related Content

What's hot

Introduction to Bus | Address, Data, Control Bus
Introduction to Bus | Address, Data, Control BusIntroduction to Bus | Address, Data, Control Bus
Introduction to Bus | Address, Data, Control Bus
Hem Pokhrel
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
Kamal Acharya
 
Introduction to Computer Architecture and Organization
Introduction to Computer Architecture and OrganizationIntroduction to Computer Architecture and Organization
Introduction to Computer Architecture and Organization
Dr. Balaji Ganesh Rajagopal
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
Suvendu Kumar Dash
 
Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)
Student
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
Page Maker
 
Arithmetic Logic Unit .
Arithmetic Logic Unit .Arithmetic Logic Unit .
Arithmetic Logic Unit .
Deyaa Ahmed
 
Von Neumann vs Harvard Architecture
Von Neumann vs Harvard ArchitectureVon Neumann vs Harvard Architecture
Von Neumann vs Harvard Architecture
OLSON MATUNGA
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
CS_GDRCST
 
Von-Neumann machine and IAS architecture
Von-Neumann machine and  IAS architectureVon-Neumann machine and  IAS architecture
Von-Neumann machine and IAS architecture
Shishir Aryal
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
CPU (Central Processing Units)
CPU (Central Processing Units)CPU (Central Processing Units)
CPU (Central Processing Units)
Prabin Maharjan
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
Hetauda City College
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unitAnuj Modi
 
introduction to microprocessors
introduction to microprocessorsintroduction to microprocessors
introduction to microprocessors
vishi1993
 
Input output interface
Input output interfaceInput output interface
Input output interface
Christ University
 
Computer registers
Computer registersComputer registers
Computer registers
Jatin Grover
 

What's hot (20)

Introduction to Bus | Address, Data, Control Bus
Introduction to Bus | Address, Data, Control BusIntroduction to Bus | Address, Data, Control Bus
Introduction to Bus | Address, Data, Control Bus
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
Introduction to Computer Architecture and Organization
Introduction to Computer Architecture and OrganizationIntroduction to Computer Architecture and Organization
Introduction to Computer Architecture and Organization
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
 
Arithmetic Logic Unit .
Arithmetic Logic Unit .Arithmetic Logic Unit .
Arithmetic Logic Unit .
 
Von Neumann vs Harvard Architecture
Von Neumann vs Harvard ArchitectureVon Neumann vs Harvard Architecture
Von Neumann vs Harvard Architecture
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Von-Neumann machine and IAS architecture
Von-Neumann machine and  IAS architectureVon-Neumann machine and  IAS architecture
Von-Neumann machine and IAS architecture
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
CPU (Central Processing Units)
CPU (Central Processing Units)CPU (Central Processing Units)
CPU (Central Processing Units)
 
Cache memory
Cache memoryCache memory
Cache memory
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unit
 
introduction to microprocessors
introduction to microprocessorsintroduction to microprocessors
introduction to microprocessors
 
Input output interface
Input output interfaceInput output interface
Input output interface
 
Computer registers
Computer registersComputer registers
Computer registers
 

Similar to Control unit

Control unit
Control unitControl unit
Control unit
MdHaque78
 
controlunit1a024a025-140520095202-phpapp01.pptx
controlunit1a024a025-140520095202-phpapp01.pptxcontrolunit1a024a025-140520095202-phpapp01.pptx
controlunit1a024a025-140520095202-phpapp01.pptx
ssuser3b0320
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
jbri1395
 
Plc on cnc
Plc on cncPlc on cnc
Plc on cnc
AnjanaPaswan
 
Introduction to PLC
Introduction to PLCIntroduction to PLC
Introduction to PLC
Veerakumar S
 
Dp&co
Dp&coDp&co
Dp&co
SangeethaSasi1
 
Use of plc in industrial automation
Use of plc in industrial automationUse of plc in industrial automation
Use of plc in industrial automation
Aloka Patro
 
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET Journal
 
Microprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptMicroprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.ppt
TALHARIAZ46
 
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdfDesign_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
ssuser1e1bab
 
Control Memory
Control MemoryControl Memory
Control Memory
mahesh kumar prajapat
 
PLC programmable logic controller (MSME)
PLC programmable logic controller (MSME) PLC programmable logic controller (MSME)
PLC programmable logic controller (MSME)
ankit kaim
 
Coa module ii Basic Computer Organizations and Design
Coa module ii Basic Computer Organizations and DesignCoa module ii Basic Computer Organizations and Design
Coa module ii Basic Computer Organizations and Design
vandanashukla22
 
Simulation and Modelling of 3-Floor Elevator System using PLC
Simulation and Modelling of 3-Floor Elevator System using PLCSimulation and Modelling of 3-Floor Elevator System using PLC
Simulation and Modelling of 3-Floor Elevator System using PLC
IRJET Journal
 
Microcontroller presentation
Microcontroller presentationMicrocontroller presentation
Microcontroller presentation
xavierpaulino
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
 
Emb Sys Rev Ver1
Emb Sys   Rev Ver1Emb Sys   Rev Ver1
Emb Sys Rev Ver1
ncct
 
Lecture 10.cont,11 (plc)
Lecture 10.cont,11 (plc)Lecture 10.cont,11 (plc)
Lecture 10.cont,11 (plc)
Mohamed Atef
 

Similar to Control unit (20)

Control unit
Control unitControl unit
Control unit
 
controlunit1a024a025-140520095202-phpapp01.pptx
controlunit1a024a025-140520095202-phpapp01.pptxcontrolunit1a024a025-140520095202-phpapp01.pptx
controlunit1a024a025-140520095202-phpapp01.pptx
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
 
Plc on cnc
Plc on cncPlc on cnc
Plc on cnc
 
Introduction to PLC
Introduction to PLCIntroduction to PLC
Introduction to PLC
 
Dp&co
Dp&coDp&co
Dp&co
 
Use of plc in industrial automation
Use of plc in industrial automationUse of plc in industrial automation
Use of plc in industrial automation
 
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
 
Microprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptMicroprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.ppt
 
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdfDesign_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
 
Plc Basics
Plc BasicsPlc Basics
Plc Basics
 
Control Memory
Control MemoryControl Memory
Control Memory
 
GOWTHAM REPORT
GOWTHAM REPORTGOWTHAM REPORT
GOWTHAM REPORT
 
PLC programmable logic controller (MSME)
PLC programmable logic controller (MSME) PLC programmable logic controller (MSME)
PLC programmable logic controller (MSME)
 
Coa module ii Basic Computer Organizations and Design
Coa module ii Basic Computer Organizations and DesignCoa module ii Basic Computer Organizations and Design
Coa module ii Basic Computer Organizations and Design
 
Simulation and Modelling of 3-Floor Elevator System using PLC
Simulation and Modelling of 3-Floor Elevator System using PLCSimulation and Modelling of 3-Floor Elevator System using PLC
Simulation and Modelling of 3-Floor Elevator System using PLC
 
Microcontroller presentation
Microcontroller presentationMicrocontroller presentation
Microcontroller presentation
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 
Emb Sys Rev Ver1
Emb Sys   Rev Ver1Emb Sys   Rev Ver1
Emb Sys Rev Ver1
 
Lecture 10.cont,11 (plc)
Lecture 10.cont,11 (plc)Lecture 10.cont,11 (plc)
Lecture 10.cont,11 (plc)
 

More from Piyush Rochwani

Unit 2
Unit 2Unit 2
Unit 3
Unit 3Unit 3
Biometrics based key generation
Biometrics based key generationBiometrics based key generation
Biometrics based key generation
Piyush Rochwani
 
Sequential and combinational alu
Sequential and combinational alu Sequential and combinational alu
Sequential and combinational alu Piyush Rochwani
 
Pipelining and co processor.
Pipelining and co processor.Pipelining and co processor.
Pipelining and co processor.Piyush Rochwani
 
Page replacement algorithms
Page replacement algorithmsPage replacement algorithms
Page replacement algorithmsPiyush Rochwani
 
Solid state solid state drives
Solid state solid state drivesSolid state solid state drives
Solid state solid state drivesPiyush Rochwani
 
Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)Piyush Rochwani
 

More from Piyush Rochwani (20)

Unit 2
Unit 2Unit 2
Unit 2
 
Unit 3
Unit 3Unit 3
Unit 3
 
Biometrics based key generation
Biometrics based key generationBiometrics based key generation
Biometrics based key generation
 
Serial transmission
Serial transmissionSerial transmission
Serial transmission
 
Sequential and combinational alu
Sequential and combinational alu Sequential and combinational alu
Sequential and combinational alu
 
Memory virtualization
Memory virtualizationMemory virtualization
Memory virtualization
 
Risc
RiscRisc
Risc
 
Raid
Raid Raid
Raid
 
Pipelining and co processor.
Pipelining and co processor.Pipelining and co processor.
Pipelining and co processor.
 
Paging and segmentation
Paging and segmentationPaging and segmentation
Paging and segmentation
 
Page replacement algorithms
Page replacement algorithmsPage replacement algorithms
Page replacement algorithms
 
8086 Microprocessor
8086 Microprocessor8086 Microprocessor
8086 Microprocessor
 
Dma
DmaDma
Dma
 
Memory types
Memory typesMemory types
Memory types
 
Solid state solid state drives
Solid state solid state drivesSolid state solid state drives
Solid state solid state drives
 
Coa INTERUPT
Coa INTERUPTCoa INTERUPT
Coa INTERUPT
 
Cisc(a022& a023)
Cisc(a022& a023)Cisc(a022& a023)
Cisc(a022& a023)
 
Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)
 
06 floating point
06 floating point06 floating point
06 floating point
 
05 multiply divide
05 multiply divide05 multiply divide
05 multiply divide
 

Recently uploaded

TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
Vikramjit Singh
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptxStudents, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
EduSkills OECD
 
GIÁO ÁN DẠY THÊM (KẾ HOẠCH BÀI BUỔI 2) - TIẾNG ANH 8 GLOBAL SUCCESS (2 CỘT) N...
GIÁO ÁN DẠY THÊM (KẾ HOẠCH BÀI BUỔI 2) - TIẾNG ANH 8 GLOBAL SUCCESS (2 CỘT) N...GIÁO ÁN DẠY THÊM (KẾ HOẠCH BÀI BUỔI 2) - TIẾNG ANH 8 GLOBAL SUCCESS (2 CỘT) N...
GIÁO ÁN DẠY THÊM (KẾ HOẠCH BÀI BUỔI 2) - TIẾNG ANH 8 GLOBAL SUCCESS (2 CỘT) N...
Nguyen Thanh Tu Collection
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
Jheel Barad
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
Jisc
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
BhavyaRajput3
 
PART A. Introduction to Costumer Service
PART A. Introduction to Costumer ServicePART A. Introduction to Costumer Service
PART A. Introduction to Costumer Service
PedroFerreira53928
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
The Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve ThomasonThe Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve Thomason
Steve Thomason
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 
Home assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdfHome assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdf
Tamralipta Mahavidyalaya
 
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptxMARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
bennyroshan06
 
Chapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptxChapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptx
Mohd Adib Abd Muin, Senior Lecturer at Universiti Utara Malaysia
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
Cambridge International AS  A Level Biology Coursebook - EBook (MaryFosbery J...Cambridge International AS  A Level Biology Coursebook - EBook (MaryFosbery J...
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
AzmatAli747758
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
Jisc
 

Recently uploaded (20)

TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptxStudents, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
 
GIÁO ÁN DẠY THÊM (KẾ HOẠCH BÀI BUỔI 2) - TIẾNG ANH 8 GLOBAL SUCCESS (2 CỘT) N...
GIÁO ÁN DẠY THÊM (KẾ HOẠCH BÀI BUỔI 2) - TIẾNG ANH 8 GLOBAL SUCCESS (2 CỘT) N...GIÁO ÁN DẠY THÊM (KẾ HOẠCH BÀI BUỔI 2) - TIẾNG ANH 8 GLOBAL SUCCESS (2 CỘT) N...
GIÁO ÁN DẠY THÊM (KẾ HOẠCH BÀI BUỔI 2) - TIẾNG ANH 8 GLOBAL SUCCESS (2 CỘT) N...
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
 
PART A. Introduction to Costumer Service
PART A. Introduction to Costumer ServicePART A. Introduction to Costumer Service
PART A. Introduction to Costumer Service
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
The Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve ThomasonThe Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve Thomason
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 
Home assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdfHome assignment II on Spectroscopy 2024 Answers.pdf
Home assignment II on Spectroscopy 2024 Answers.pdf
 
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptxMARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
 
Chapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptxChapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptx
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
Cambridge International AS  A Level Biology Coursebook - EBook (MaryFosbery J...Cambridge International AS  A Level Biology Coursebook - EBook (MaryFosbery J...
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
 

Control unit

  • 1. CONTROL UNIT 1COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 2. The Control Unit was historically defined as one distinct part of the 1946 reference model of Von Neumann architecture. The function of control unit is to generate relevant timing and control signals to all operations in the computer. Control Unit is “the brain within the brain”. It controls the flow of data between the processor and memory and peripherals. The examples of devices that require a control unit are CPUs and graphics processing units (GPUs). 2COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 3. FUNCTIONS  The control unit directs the entire computer system to carry out stored program instructions.  The control unit must communicate with both the arithmetic logic unit (ALU) and main memory.  The control unit instructs the arithmetic logic unit that which logical or arithmetic operation is to be performed.  The control unit co-ordinates the activities of the other two units as well as all peripherals and auxiliary storage devices linked to the computer. 3COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 4. TYPES Control unit generates control signals using one of the two organizations :  Hardwired Control Unit.  Micro-programmed Control Unit. 4COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 5. Hardwired Control Unit  Hardwired control units are implemented through use of sequential logic units or circuits like gates , fliflops , decoders in hardware.  Hardwired control units are generally faster than micro-programmed designs.  This architecture is preferred in reduced instruction set computers (RISC) as they use a simpler instruction set.  The hardwired approach has become less popular as computers have evolved as at one time, control units for CPUs were ad-hoc logic, and they were difficult to design. 5COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 6. ADVANTAGES  Hardwired Control Unit is fast because control signals are generated by combinational circuits.  The delay in generation of control signals depends upon the number of gates.  The performances is high as compared to micro-programmed control unit. 6COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 7. DISADVANTAGES  The control signals required by the CPU will be more complex  Modifications in control signal are very difficult. That means it requires rearranging of wires in the hardware circuit.  It is difficult to correct mistake in original design or adding new features in existing design of control unit. 7COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 8. CONSIST OF: Control unit consist of a:  Instruction Register  Number of Control Logic Gates,  Two Decoders  4-bit Sequence Counter 8COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 10.  An instruction read from memory is placed in the instruction register (IR).  The instruction register is divided into three parts: the I bit, operation code, and address part.  First 12-bits (0-11) to specify an address, next 3-bits specify the operation code (opcode) field of the instruction and last left most bit specify the addressing mode I.  I = 0 for direct address  I = 1 for indirect address 10COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 11.  First 12-bits (0-11) are applied to the control logic gates.  The operation code bits (12 – 14) are decoded with a 3 x 8 decoder.  The eight outputs ( D0 through D7) from a decoder goes to the control logic gates to perform specific operation.  Last bit 15 is transferred to a I flip-flop designated by symbol I. 11COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 12.  The 4-bit sequence counter SC can count in binary from 0 through 15.  The counter output is decoded into 16 timing pulses T0 through T15.  The sequence counter can be incremented by INR.  input or clear by CLR input synchronously. 12COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 13. EXAMPLE  Consider the case where SC is incremented to provide timing signalsT0, T1, T 2 , T3, and T4 in sequence. At time T4 , SC is cleared to 0 if decoder output D3 is active. This is expressed symbolically by the statement: D3 T4 : SC ← 0  The timing diagram shows the time relationship of the control signals. 13COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 14. TIMING DIAGRAM 14COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 15. MICRO-PROGRAMMED CONTROL UNIT  The idea of microprogramming was introduced by Maurice Wilkes in 1951.  Micro-programs were organized as a sequence of microinstructions and stored in special control memory.  The main advantage of the micro-program control unit is the simplicity of its structure.  Outputs of the controller are organized in microinstructions and they can be easily replaced 15COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 16.  A micro-programmed control unit is implemented using programming approach. A sequence of micro operations are carried out by executing a program consisting of micro-instructions.  Micro-program, consisting of micro-instructions is stored in the control memory of the control unit.  Execution of a micro-instruction is responsible for generation of a set of control signals. 16COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 17.  Micro-Programs: Microprogramming is the concept for generating control signals using programs. These programs are called micro - programs.  Micro-Instructions: The instructions that make micro-program are called micro-instructions.  Micro-Code: Micro-program is a group of microinstructions. The micro- program can also be termed as micro-code.  Control Memory: Micro-programs are stored in the read only memory (ROM). That memory is called control memory. 17COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 18. ADVANTAGES  The design of micro-program control unit is less complex because micro- programs are implemented using software routines.  The micro-programmed control unit is more flexible because design modifications, correction and enhancement is easily possible.  The new or modified instruction set of CPU can be easily implemented by simply rewriting or modifying the contents of control memory.  The fault can be easily diagnosed in the micro-program control unit using diagnostics tools by maintaining the contents of flags, registers and counters. 18COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 19. DISADVANTAGES  The micro-program control unit is slower than hardwired control unit.  That means to execute an instruction in micro-program control unit requires more time.  The micro-program control unit is expensive than hardwired control unit in case of limited hardware resources.  The design duration of micro-program control unit is more than hardwired control unit for smaller CPU. 19COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 20. 20-May-14 20 CONSIST OF : Control unit consist of a :  Next address generator  Control address register  Control memory  Control data register COMPUTER ORGANIZATION AND ARCHITECTURE
  • 21. ARCHITECTURE  The address of micro-instruction that is to be executed is stored in the control address register (CAR).  Micro-instruction corresponding to the address stored in CAR is fetched from control memory and is stored in the control data register (CDR).  This micro-instruction contains control word to execute one or more micro-operations.  After the execution of all micro-operations of micro-instruction, the address of next micro-instruction is located. 21COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 22. 22COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14
  • 23. COMPARISON BETWEEN HARDWIRED AND MICROPRGRAMMED CONTROL UNIT ATTRIBUTE HARDWIRED CONTROL UNIT MICRO-PROGRAMMED CONTROL UNIT SPEED FAST SLOW COST OF IMPLEMENTATION MORE CHEAPER FLEXIBILITY NOT FLEXIBLE, DIFFICULT TO MODIFY FOR NEW INSTRUCTION FLEXIBLE, NEW INSTRUCTIONS CAN BE ADDED ABILITY TO HANDLE COMPLEX INSTRUCTION DIFFICULT EASIER DECODING COMPLEX EASY APPLICATION RISC MICROPROCESSOR CISC MICROPROCESSOR INSTRUCTION SET SIZE SMALL LARGE CONTROL MEMORY ABSENT PRESENT CHIP AREA REQUIRED LESS MORE 23
  • 24. THANKYOU 24COMPUTER ORGANIZATION AND ARCHITECTURE20-May-14