SlideShare a Scribd company logo
Gyanmanjari Institute of
Technology
Jignesh Navdiya
151290107038
Computer
Digital Electronics
Parity Generator/Checker
What is Parity Generator?
• A Parity Generator is a Combinational Logic Circuit that Generates the
Parity bit in the Transmitter.
• A Parity bit is used for the Purpose of Detecting Errors during
Transmissions of binary Information.
• It is an Extra bit Included with a binary Message to Make the Number
of 1’s either Odd or Even.
Two Types of Parity
• In Even Parity, the added Parity bit will Make the Total Number of 1’s
an Even Amount.
• In Odd Parity, the added Parity bit will Make the Total Number of 1’s an
Odd Amount.
Parity Generator Truth Table and Logic
Diagram
3-bit Message Odd
Parity
Bit
Even
Parity
Bit
X Y Z
0 0 0 1 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 0 1
Even Pair
P = 𝑋 𝑌𝑍 + 𝑋𝑌 𝑍 + 𝑋 𝑌 𝑍 + 𝑋𝑌𝑍
= 𝑋 𝑌𝑍 + 𝑌 𝑍 + 𝑋 𝑌 𝑍 + 𝑌𝑍
= 𝑋 𝑌⨁𝑍 + 𝑋 𝑌⨁𝑍
=X⨁(𝑌⨁𝑍)
0 1 0 1
1 0 1 0
X
YZ
00 01 11 10
0
1
Boolean Expression K-Map Simplification
Odd Pair
P = 𝑋 𝑌 𝑍 + 𝑋𝑌𝑍 + 𝑋 𝑌𝑍 + 𝑋𝑌 𝑍
= 𝑋 𝑌 𝑍 + 𝑌𝑍 + 𝑋 𝑌𝑍 + 𝑌 𝑍
= 𝑋 𝑌⨁𝑍 + 𝑋 𝑌⨁𝑍
= 𝑋⨁(𝑌⨁𝑍)
1 0 1 0
0 1 0 1
X
YZ
00 01 11 10
Parity Checker
• A Circuit that Checks the Parity in the Receiver is called Parity Checker.
• The Parity Checker Circuit Checks for Possible Errors in the
Transmission.
• Since the Information Transmitted with Even Parity, the Received must
have an even number of 1’s.If it has odd number of 1’s, it indicates
that there is a Error occurred during Transmission.
• The Output of the Parity Checker is denoted by PEC(Parity Error
Checker).If there is error, that is,if it has odd number of 1’s, it will
indicate 1.If no then PEC will indicate 0.
Decimal
Equivalent
Four Bits Received Parity
Error
P A B C PEC
0 0 0 0 0 0
1 0 0 0 1 1
2 0 0 1 0 1
3 0 0 1 1 0
4 0 1 0 0 1
5 0 1 0 1 0
6 0 1 1 0 0
7 0 1 1 1 1
8 1 0 0 0 1
9 1 0 0 1 0
10 1 0 1 0 0
11 1 0 1 1 1
12 1 1 0 0 0
13 1 1 0 1 1
14 1 1 1 0 1
15 1 1 1 1 0
Even Parity
Checker
Truth Table
Logic Diagram Boolean Expression
PEC = 𝑃 𝐴 𝐵𝐶 + 𝐵 𝐶 + 𝑃𝐴 𝐵 𝐶 + 𝐵𝐶 +
𝑃𝐴 𝐵𝐶 + 𝐵 𝐶 + 𝑃 𝐴( 𝐵 𝐶 + 𝐵𝐶)
= 𝑃 𝐴 𝐵⨁𝐶 + 𝑃𝐴 𝐵⨁𝐶 + 𝑃𝐴 𝐵⨁𝐶 +
𝑃 𝐴 𝐵⨁𝐶
=( 𝑃 𝐴 + 𝑃𝐴) B⨁𝐶 + 𝑃𝐴 + 𝑃 𝐴 𝐵⨁𝐶
=(𝑃⨁𝐴) 𝐵⨁𝐶 + 𝑃⨁𝐴 𝐵⨁𝐶
=(P⨁𝐴)⨁(𝐵⨁𝐶)
K-Map Simplification
0 1 0 1
1 0 1 0
0 1 0 1
1 0 1 0
00 01 11 10
00
01
11
10
PA
BC
Thank You

More Related Content

What's hot

SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
kumari36
 
8051 timer counter
8051 timer counter8051 timer counter
8051 timer counter
vishalgohel12195
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
Abhilash Nair
 
8051 Microcontroller PPT's By Er. Swapnil Kaware
8051 Microcontroller PPT's By Er. Swapnil Kaware8051 Microcontroller PPT's By Er. Swapnil Kaware
8051 Microcontroller PPT's By Er. Swapnil KawareProf. Swapnil V. Kaware
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
DrSonali Vyas
 
Synchronous Counter
Synchronous Counter Synchronous Counter
Synchronous Counter
Akhilesh Kushwaha
 
VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
tamil arasan
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
BLESSINAR0
 
Arithmetic circuits
Arithmetic circuitsArithmetic circuits
Arithmetic circuits
Sanjay Saluth
 
Subtractor (1)
Subtractor (1)Subtractor (1)
Subtractor (1)
Self-employed
 
Multiplexer and DeMultiplexer
Multiplexer and DeMultiplexerMultiplexer and DeMultiplexer
Multiplexer and DeMultiplexer
Estiak Khan
 
Decoders
DecodersDecoders
DecodersRe Man
 
Digital Communication: Information Theory
Digital Communication: Information TheoryDigital Communication: Information Theory
Digital Communication: Information Theory
Dr. Sanjay M. Gulhane
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
Jayanshu Gundaniya
 
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Revathi Subramaniam
 
Differential amplifier
Differential amplifierDifferential amplifier
Differential amplifier
sarunkutti
 
Decoder Full Presentation
Decoder Full Presentation Decoder Full Presentation
Decoder Full Presentation
Adeel Rasheed
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
kavitha muneeshwaran
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
NimeshSingh27
 

What's hot (20)

SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
 
8051 timer counter
8051 timer counter8051 timer counter
8051 timer counter
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
 
8051 Microcontroller PPT's By Er. Swapnil Kaware
8051 Microcontroller PPT's By Er. Swapnil Kaware8051 Microcontroller PPT's By Er. Swapnil Kaware
8051 Microcontroller PPT's By Er. Swapnil Kaware
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Synchronous Counter
Synchronous Counter Synchronous Counter
Synchronous Counter
 
VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
Arithmetic circuits
Arithmetic circuitsArithmetic circuits
Arithmetic circuits
 
Subtractor (1)
Subtractor (1)Subtractor (1)
Subtractor (1)
 
Multiplexer and DeMultiplexer
Multiplexer and DeMultiplexerMultiplexer and DeMultiplexer
Multiplexer and DeMultiplexer
 
Decoders
DecodersDecoders
Decoders
 
Digital Communication: Information Theory
Digital Communication: Information TheoryDigital Communication: Information Theory
Digital Communication: Information Theory
 
Basics of digital electronics
Basics of digital electronicsBasics of digital electronics
Basics of digital electronics
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
 
Differential amplifier
Differential amplifierDifferential amplifier
Differential amplifier
 
Decoder Full Presentation
Decoder Full Presentation Decoder Full Presentation
Decoder Full Presentation
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
 

Similar to Parity Generator and Parity Checker

11. Parity Generator_Checker.pptx
11. Parity Generator_Checker.pptx11. Parity Generator_Checker.pptx
11. Parity Generator_Checker.pptx
NaveenPunia5
 
1.5.1 Lect_parity.pptx
1.5.1 Lect_parity.pptx1.5.1 Lect_parity.pptx
1.5.1 Lect_parity.pptx
AppannaPavansai
 
Computer Organisation and Architecture :Module M-1.pdf
Computer Organisation and Architecture :Module M-1.pdfComputer Organisation and Architecture :Module M-1.pdf
Computer Organisation and Architecture :Module M-1.pdf
SushantRaj25
 
Parity check(Error Detecting Codes)
Parity check(Error Detecting Codes)Parity check(Error Detecting Codes)
Parity check(Error Detecting Codes)
Imesha Perera
 
PARITY_GENERATOR_AND_CHECKER_PPT.pptx
PARITY_GENERATOR_AND_CHECKER_PPT.pptxPARITY_GENERATOR_AND_CHECKER_PPT.pptx
PARITY_GENERATOR_AND_CHECKER_PPT.pptx
RockFellerSinghRusse
 
Error detection and correction codes
Error detection and correction codesError detection and correction codes
Error detection and correction codes
GargiKhanna1
 
Error detection and correction codes r006
Error detection and correction codes   r006Error detection and correction codes   r006
Error detection and correction codes r006
arunachalamr16
 
Information Processes and Technology HSC Communications Unit
Information Processes and Technology HSC Communications UnitInformation Processes and Technology HSC Communications Unit
Information Processes and Technology HSC Communications Unit
pezhappy99
 
22BA013 IM.pptx
22BA013 IM.pptx22BA013 IM.pptx
22BA013 IM.pptx
JananiHepta
 
Satellite error detection and correction presentation
Satellite error detection and correction presentationSatellite error detection and correction presentation
Satellite error detection and correction presentation
AhmedMuhumed2
 
Error.pdf
Error.pdfError.pdf
Error.pdf
IvyRamosCaones
 
Error detection & correction codes
Error detection & correction codesError detection & correction codes
Error detection & correction codes
Revathi Subramaniam
 
Error dectation and correction
Error dectation and correctionError dectation and correction
Error dectation and correction
fg657
 
Communication & Internet Technologies PPT 2.pptx
Communication & Internet Technologies PPT 2.pptxCommunication & Internet Technologies PPT 2.pptx
Communication & Internet Technologies PPT 2.pptx
fabiankamera1
 
Error detection.
Error detection.Error detection.
Error detection.Wasim Akbar
 
Parity generator & checker
Parity generator & checkerParity generator & checker
Parity generator & checker
DEPARTMENT OF PHYSICS
 
Error Checking and Correction (Parity Bit, Majority Voting, Check Digit)
Error Checking and Correction (Parity Bit, Majority Voting, Check Digit)Error Checking and Correction (Parity Bit, Majority Voting, Check Digit)
Error Checking and Correction (Parity Bit, Majority Voting, Check Digit)
Project Student
 
07 Data Link LayerError Control.pdf
07 Data Link LayerError Control.pdf07 Data Link LayerError Control.pdf
07 Data Link LayerError Control.pdf
baysahcmjames2kblax
 
Error detection and Correction
Error detection and CorrectionError detection and Correction
Error detection and Correction
TarjMehta1
 
K034066071
K034066071K034066071
K034066071
ijceronline
 

Similar to Parity Generator and Parity Checker (20)

11. Parity Generator_Checker.pptx
11. Parity Generator_Checker.pptx11. Parity Generator_Checker.pptx
11. Parity Generator_Checker.pptx
 
1.5.1 Lect_parity.pptx
1.5.1 Lect_parity.pptx1.5.1 Lect_parity.pptx
1.5.1 Lect_parity.pptx
 
Computer Organisation and Architecture :Module M-1.pdf
Computer Organisation and Architecture :Module M-1.pdfComputer Organisation and Architecture :Module M-1.pdf
Computer Organisation and Architecture :Module M-1.pdf
 
Parity check(Error Detecting Codes)
Parity check(Error Detecting Codes)Parity check(Error Detecting Codes)
Parity check(Error Detecting Codes)
 
PARITY_GENERATOR_AND_CHECKER_PPT.pptx
PARITY_GENERATOR_AND_CHECKER_PPT.pptxPARITY_GENERATOR_AND_CHECKER_PPT.pptx
PARITY_GENERATOR_AND_CHECKER_PPT.pptx
 
Error detection and correction codes
Error detection and correction codesError detection and correction codes
Error detection and correction codes
 
Error detection and correction codes r006
Error detection and correction codes   r006Error detection and correction codes   r006
Error detection and correction codes r006
 
Information Processes and Technology HSC Communications Unit
Information Processes and Technology HSC Communications UnitInformation Processes and Technology HSC Communications Unit
Information Processes and Technology HSC Communications Unit
 
22BA013 IM.pptx
22BA013 IM.pptx22BA013 IM.pptx
22BA013 IM.pptx
 
Satellite error detection and correction presentation
Satellite error detection and correction presentationSatellite error detection and correction presentation
Satellite error detection and correction presentation
 
Error.pdf
Error.pdfError.pdf
Error.pdf
 
Error detection & correction codes
Error detection & correction codesError detection & correction codes
Error detection & correction codes
 
Error dectation and correction
Error dectation and correctionError dectation and correction
Error dectation and correction
 
Communication & Internet Technologies PPT 2.pptx
Communication & Internet Technologies PPT 2.pptxCommunication & Internet Technologies PPT 2.pptx
Communication & Internet Technologies PPT 2.pptx
 
Error detection.
Error detection.Error detection.
Error detection.
 
Parity generator & checker
Parity generator & checkerParity generator & checker
Parity generator & checker
 
Error Checking and Correction (Parity Bit, Majority Voting, Check Digit)
Error Checking and Correction (Parity Bit, Majority Voting, Check Digit)Error Checking and Correction (Parity Bit, Majority Voting, Check Digit)
Error Checking and Correction (Parity Bit, Majority Voting, Check Digit)
 
07 Data Link LayerError Control.pdf
07 Data Link LayerError Control.pdf07 Data Link LayerError Control.pdf
07 Data Link LayerError Control.pdf
 
Error detection and Correction
Error detection and CorrectionError detection and Correction
Error detection and Correction
 
K034066071
K034066071K034066071
K034066071
 

Recently uploaded

road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
DuvanRamosGarzon1
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
Jayaprasanna4
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
seandesed
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
ssuser9bd3ba
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
ViniHema
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
Kamal Acharya
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
Kamal Acharya
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
MuhammadTufail242431
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
FluxPrime1
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
Kamal Acharya
 

Recently uploaded (20)

road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
 
LIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.pptLIGA(E)11111111111111111111111111111111111111111.ppt
LIGA(E)11111111111111111111111111111111111111111.ppt
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
 

Parity Generator and Parity Checker

  • 1. Gyanmanjari Institute of Technology Jignesh Navdiya 151290107038 Computer Digital Electronics Parity Generator/Checker
  • 2. What is Parity Generator? • A Parity Generator is a Combinational Logic Circuit that Generates the Parity bit in the Transmitter. • A Parity bit is used for the Purpose of Detecting Errors during Transmissions of binary Information. • It is an Extra bit Included with a binary Message to Make the Number of 1’s either Odd or Even.
  • 3. Two Types of Parity • In Even Parity, the added Parity bit will Make the Total Number of 1’s an Even Amount. • In Odd Parity, the added Parity bit will Make the Total Number of 1’s an Odd Amount.
  • 4. Parity Generator Truth Table and Logic Diagram 3-bit Message Odd Parity Bit Even Parity Bit X Y Z 0 0 0 1 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 0 1
  • 5. Even Pair P = 𝑋 𝑌𝑍 + 𝑋𝑌 𝑍 + 𝑋 𝑌 𝑍 + 𝑋𝑌𝑍 = 𝑋 𝑌𝑍 + 𝑌 𝑍 + 𝑋 𝑌 𝑍 + 𝑌𝑍 = 𝑋 𝑌⨁𝑍 + 𝑋 𝑌⨁𝑍 =X⨁(𝑌⨁𝑍) 0 1 0 1 1 0 1 0 X YZ 00 01 11 10 0 1 Boolean Expression K-Map Simplification Odd Pair P = 𝑋 𝑌 𝑍 + 𝑋𝑌𝑍 + 𝑋 𝑌𝑍 + 𝑋𝑌 𝑍 = 𝑋 𝑌 𝑍 + 𝑌𝑍 + 𝑋 𝑌𝑍 + 𝑌 𝑍 = 𝑋 𝑌⨁𝑍 + 𝑋 𝑌⨁𝑍 = 𝑋⨁(𝑌⨁𝑍) 1 0 1 0 0 1 0 1 X YZ 00 01 11 10
  • 6. Parity Checker • A Circuit that Checks the Parity in the Receiver is called Parity Checker. • The Parity Checker Circuit Checks for Possible Errors in the Transmission. • Since the Information Transmitted with Even Parity, the Received must have an even number of 1’s.If it has odd number of 1’s, it indicates that there is a Error occurred during Transmission. • The Output of the Parity Checker is denoted by PEC(Parity Error Checker).If there is error, that is,if it has odd number of 1’s, it will indicate 1.If no then PEC will indicate 0.
  • 7. Decimal Equivalent Four Bits Received Parity Error P A B C PEC 0 0 0 0 0 0 1 0 0 0 1 1 2 0 0 1 0 1 3 0 0 1 1 0 4 0 1 0 0 1 5 0 1 0 1 0 6 0 1 1 0 0 7 0 1 1 1 1 8 1 0 0 0 1 9 1 0 0 1 0 10 1 0 1 0 0 11 1 0 1 1 1 12 1 1 0 0 0 13 1 1 0 1 1 14 1 1 1 0 1 15 1 1 1 1 0 Even Parity Checker Truth Table
  • 8. Logic Diagram Boolean Expression PEC = 𝑃 𝐴 𝐵𝐶 + 𝐵 𝐶 + 𝑃𝐴 𝐵 𝐶 + 𝐵𝐶 + 𝑃𝐴 𝐵𝐶 + 𝐵 𝐶 + 𝑃 𝐴( 𝐵 𝐶 + 𝐵𝐶) = 𝑃 𝐴 𝐵⨁𝐶 + 𝑃𝐴 𝐵⨁𝐶 + 𝑃𝐴 𝐵⨁𝐶 + 𝑃 𝐴 𝐵⨁𝐶 =( 𝑃 𝐴 + 𝑃𝐴) B⨁𝐶 + 𝑃𝐴 + 𝑃 𝐴 𝐵⨁𝐶 =(𝑃⨁𝐴) 𝐵⨁𝐶 + 𝑃⨁𝐴 𝐵⨁𝐶 =(P⨁𝐴)⨁(𝐵⨁𝐶) K-Map Simplification 0 1 0 1 1 0 1 0 0 1 0 1 1 0 1 0 00 01 11 10 00 01 11 10 PA BC