SlideShare a Scribd company logo
1 of 5
Download to read offline
IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163
__________________________________________________________________________________________
Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 511
N-BYTE ERROR DETECTING AND CORRECTING CODE USING REED-
SOLOMON AND CELLULAR AUTOMATA APPROACH
Parul Gaur1
, Deepak Gaur2
, Aruna Tomar3
Department of Electrical and Electronics Engineering, UIET, PanjabUniversity, Chandigarh, India., parul34@gmail.com
Department of Computer Science and Engineering, ASET, Amity University, Noida(U.P.), India, dgaur@amity.edu
Department of ECE, Marathwada Institute of Technology, Delhi, India, aruna_tomar07@yahoo.com
Abstract
Single and double byte errors are most common errors in memory systems. With the advancement of technologies, more information
bytes can be send over a transmission channel, but this increases the probability of more errors. Here we propose a methodology for
detecting and correcting N-byte errors in the information bytes based on cellular automata (CA) concept. Cellular automata already
accepted as an attractive structure for error detecting and correcting codes. In this paper, highly efficient, reliable and less complex
cellular automata based N-byte error correcting encoder and decoder has been proposed. The design is capable of adding 2N check
bytes corresponding to N information bytes at the encoder, which are used at the decoder section to detect and correct the byte errors.
Keywords— Cellular Automata (CA), Reed-Solomon (RS) code, Information Bytes (IB), Check Bytes (CB)
----------------------------------------------------------------------***------------------------------------------------------------------------
1. INTRODUCTION
During transmission of information bytes, it may be possible
that information signal is corrupted by noise, which leads to
change in information signal. It is very important to detect the
errors in the information bytes and correct them. Various
coding techniques have been used for error detecting and
correcting. Error correcting codes have been used to enhance
system reliability and data integrity. The basic concept is to
add check bytes or redundancy to the information bytes at the
encoder so that decoder can recover the information bytes from
the received block possibly corrupted by the channel noise.
Reed -Solomon (RS) codes are most commonly used codes for
error correction because these codes can detect both random as
well as burst errors. Reed-Solomon codes were invented in
1960 by Irving S. Reed and Gustave Solomon, at the MIT
Lincoln Laboratory. Reed-Solomon codes are used in many
applications like wireless communication, satellite
communications, high speed modems and storage devices like
CD, DVD. For example RS (28, 24) and RS (32, 28) is
popularily used for multistorage CD. In this four check bytes
are added to the information bytes, which detects the two byte
errors. Complexity of RS encoder and decoder increases with
the error correcting capability of the codes. A general
decoding scheme for RS decoder based upon pipelined degree
computationless modified Euclidean algorithm is found in [1].
In [1], a high speed pipelined architecture was proposed with
the aim of reducing hardware complexity because of absence
of degree computation circuit and improving the clock
frequency in RS decoders. However conventional RS decoders
[2]-[4] induce relatively huge hardware complexity. A system
designer always prefer to have simple and regular structure for
reliable high speed operations of the circuit. It has been found
that these parameters are supported by local neighbourhood
cellular automata (CA). CA based byte error correcting code
has been proposed in [5]. Till now single, double and atmost
three bytes errors are corrected [5]. In our research paper, a
methodology for detecting and correcting N-byte errors based
upon cellular automata has been proposed. Whatever will be
the value of N, system will detect and correct the errors in the
information bytes. A logic has been generated, which detects
and corrects the errors.
2. PRELIMINARIES
A. CA Preliminaries
CA is an array of cells, where each cell is in any one of the
permissible states. At each discrete time step, the evolution of
the cell depends on the combination logic which is function of
the present state of the cell itself and states of the neighbouring
cells. For two state three neighbourhood, the evolution of the
ith cell can be represented as a function of the present states of
( 1)i th , ith and ( 1)i th cells as:
1 1( 1) { ( ), ( ), ( )}i i i ix t f x t x t x t   where f represents the
combinational logic. For a two state three cellular automata
there are 23
that is, 8 distinct neighbourhood configurations and
28
that is, 256 distinct next state functions. The CA
characterized by a rule known as rule 90, specifies an evolution
from neighbourhood configuration to next state as:
111 110 101 100 011 010 001 000
0 1 0 1 1 0 1 0
IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163
__________________________________________________________________________________________
Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 512
he corresponding combinational logic for rule 90 is:
1 1 1 1
1 1
( 1) ( ) ( ) ( ) ( )
( 1) ( ) ( )
i i i i i
i i i
x t x t x t x t x t
x t x t x t
   
 
  
  
that is, the next state of ith cell depends on the present states
of its left and right neighbours (Figure 1). Similarly, the
combinational logic for rule 150 is given by:
1 1( 1) ( ) ( ) ( )i i i ix t x t x t x t    
that is, the next state of ith cell depends on the present states
of its left and right neighbours as well as its own present state
(Figure 1).
Clock
Q3 Q2 Q1 Q0
X3 X2 X1 X0
Rule 150 Rule 90 GND
Figure 1 A Hybrid Cellular Automata
A CA characterized by EXOR or EXNOR dependence is called
an additive CA. If in a CA, the neighbourhood dependence is
EXOR, then it is called non-complemented CA and the
corresponding rule is non-complemented rule. For EXNOR
dependence, CA is called complemented CA and the
corresponding rule is called complemented rule. There exists 16
additive rules which are:
Rule 0, 15, 51, 60, 85, 90, 102, 105, 150, 153, 165, 170, 195,
204, 240 & 255
A uniform CA is one in which same rule applies to all cells
while in hybrid CA (Figure 1) different rules are applied to
different cells. In our methodology, rule 90 and rule 150 are
used for cells in CA. Based upon this, an efficient error
detecting and correcting code is designed.
B. Reed-Solomon Code
In RS code, we assume that n storage devices hold data
1 2 3 1, , ,.........., ,nD D D D Dn and m storage devices hold
checksums 1 2 3 1, , ,........., ,m mC C C C C . These checksums
are computed from the data. In this code, if any m devices fail
then they can be reconstructed from the surviving devices. The
value of checksum device is computed using a function F:
= 1 2 3 4 5 6 7 8( , , , , , , , )F D D D D D D D D
If any data Dj changes that is becomes D j then from check
bytes we can recover the data.
3. MECHANISM FOR CA BASED N-BYTE ERROR
DETECTING AND CORRECTING CODE
A. Encoder Section
In encoder, check bytes are added. For N-byte error detecting
and correcting code, encoder generates 2N check bytes and
these check bytes are concatenated with the information bytes,
which forms the codeword, given as C DG (Figure 2)
where 0 1 2 1( , , ,............, )ND D D D D  is N-byte
information data and G is generator matrix given as:
I 0 0 - - - - -0 I T T2
T3
0 I 0 - - - - -0 I T2
T4
T6
0 0 I - - - - -0 I T3
T6
T9
- - - - - - - - - - - - - - - - - -
G = - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - -
0 0 0 - - - - -I I TN
T2N
T3N
Here NT is N N characteristics matrix corresponding to N
information bytes and I is N N identity matrix.
1 1 0 0 - - - - - - - 0 0
1 1 1 0 - - - - - - - 0 0
0 1 0 1 - - - - - - -0 0
N NT  = - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - -
0 0 0 0 - - - - - - --1 1
Cell
3
Cell
2
Cell
1
Cell
0
X
O
R
X
O
R
X
O
R
X
O
R
D1 D2 D3 D4
D5 D6 D7 D8
C1
IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163
__________________________________________________________________________________________
Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 513
Information Bytes
Figure 2. Codeword Generation
One such rule vector of N cell length CA is <
150,150,90,150,..............,150,90,150>. Now check bytes (CB)
computed from characteristics matrix can be given as:
2 3
1 2 3
( 1)
1 0
N N N
N N
CB T D T D T D
T D T D
  

 
  

   
       
(1)
Where 0 (2 1)N   , corresponding to N-byte error
correcting code. Based upon this, figure 3 shows the encoder
section.
B. Decoder Section
We consider the problem of decoding to detect and correct
the erroneous byte positions from the received codeword C.
The first step is to compute the syndrome. If the received
codeword is |C D CB  , where
eD D D   ( D is original information and eD is error in
information) and eCB CB CB   ,then the syndrome of
codeword can be expressed as ( ) ( | )T
S C HC H D CB   .
Here H is the parity check matrix formed by concatenating the
compressed matrix Twith the identity matrix N NI  .
Clock
D
(Information
Bytes)
| |
| |
| |
| |
| |
| |
Figure 3. Encoder Section
Figure 4 shows the syndrome computation block for decoder
section. The syndrome corresponding to jth check byte Sj is
given by equation (2):
( )j j jS C CB CB  (2)
where 0 (2 1)j N   .
If the syndrome S(C) of a received codeword C is 0, then the
word is assumed to be error free. If S(C)  0, then errors are
detected (Table I).
4. ALGORITHM FOR ERROR CORRECTION
For N-byte error correcting code, following (N+1) cases may
occur:
Case I. Single information byte error
Case II. Double information byte error
Case III. Triple information byte error
Case IV. Quadruple information byte error
| |
| |
| |
| |
Case N. N information byte error
Case (N+1). Infromation byte error and check byte error
T
CBD
C = (D|CB)
CB-1
CB-T
CB-T2
CB-T2N-2
CB-T2N-1
C
C
C
C
C
D
E
C
O
D
E
R
IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163
__________________________________________________________________________________________
Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 514
| | |
| | | C
| | |
| | |
| | |
S(C)
Figure4. Syndrome Computation Block
Table1. Error Detection
S0 S1 S2 S3 - - S2N-2 S2N-1 Err
ors
In
Z Z Z Z - - Z Z Nil
N
Z
Z Z Z - - Z Z CB
1
Z N
Z
Z Z - - Z Z CB
2
| | | | | | | | |
| | | | | | | | |
Z N
Z
N
Z
N
Z
- - NZ NZ >3
CB
N
Z
N
Z
N
Z
N
Z
- - NZ NZ N
CB
For single information byte (IB) error, suppose jth IB is in error,
kE is error magnitude, then syndrome equations from (2) are:
2
0 , 1 2
2
2
, ,
,
i i
k k k
Ni
N k
S E S T E S T E
S T E
    
   
Where i k N  .
From above equations, we get:
0 1 1 2 2 3
2 1 2
, , ,
,
i i i
i
N N
T S S T S S T S S
T S S
       
        (3)
0kE S (4)
Equation (3) gives the error location and (4) gives the error
magnitude.
For double IB error, suppose jth and kth IB is in error, so
corresponding syndrome equations are:
i l
j kS T E T E 
  
Where 0 2 , ,N i j N l k N      .
From above equations, we get:
0 1[ ]i
kE T S S  (5)
0 lEj S E  (6)
Equations (5) and (6) gives the errors.
Similarly for triple, quadrule,....................,N IB, error equations
can be found.
In general,
1 0
2 0 1
2 1
[ ]
|
|
|
|
[ ]
l
i
i
N N N
E S E
E T S S
E T S S 
 
 
 
For IB and CB errors, out of 2N CB error can be in any
CB, so we have found that there will be 2N cases for CB.
Suppose iE is the error in ith information byte and 0e is in first
CB, then the syndrome equations are:
2
0 0 1 2
( 1)
1
, , ,
,
k k
i i i
N k
N i
S E e S T E S T E
S T E

       
     
From above equations, we can find iE . If iE is error in ith IB
and 1 2 3 2 2 2 1, , , , ,N Ne e e e e  are errors in CB, we
can find syndrome equations. In general, we have:
S0S1S2S3
S7S6S5S4
S2N-8S2N-7S2N-6S2N-5
S2N-1S2N-2S2N-3S2N-4
IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163
__________________________________________________________________________________________
Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 515
2 2 2
2
4 2 0
2 1 2 1
2 1 0
2 2 1
2
5 3 1
1 2 1
5 3 1
|
|
|
|
N N
i
N N
i
N
i
N
i
F S
S S T S
F S
S S T S
F S
S S T S
F S
S S T S

 


        
     
       
     
          
     
          
     
Knowing the error location and error magnitudes, errors are
corrected using XOR operation. Suppose iD and iE are the
received ith IB and the calculated ith error byte respectively,
then the correct IB can be calculated as:
,i i iD D E  (7)
Where 0 i N  .
5. RESULTS AND COMPARISON FROM
PREVIOUS EXISTING TWO BYTES CODES
Table II. Error Detection and Correction
F2N F2N-1 - - F3 F3 F3 Errors
Detected
In
Z Z - - Z Z Z IB
NZ NZ - - Z Z Z IB,CB
NZ NZ - - N
Z
Z Z IB,>1 CB
| | | | |
| | | | |
NZ NZ - - N
Z
N
Z
Z IB,>1 CB
NZ NZ - - N
Z
N
Z
N
Z
N
Positions
Table II shows the final errors detection and from equation (7),
errors can be corrected resulting in correct information bytes. In
[5], byte error correcting code using CA has been given. But
this code detects and corrects the atmost three bytes code. In
our research paper, general algorithm for detecting and
correcting N-byte code has been proposed. Whatever will be
value of N, depending upon information bytes proposed system
will detect and correct the errors. In contrast, the proposed
encoder section has less hardware complexity than the other
previously reported architectures [1]-[4].
CONCLUSION AND FUTURE SCOPE
This paper presents a novel design and algorithm for N-byte
error detecting and correcting code using cellular automata and
Reed-Solomon code approach. The circuit design requires
much less hardware. So the implementation of the proposed
scheme provides a simple high speed and cost effective solution.
The proposed algorithm can be implemented in VHDL by using
Xilinx ISE 9.1i tool for N-byte information signal.
REFERENCES
[1]. Seungbeom Lee, Hanho Lee, Jongyoon Shin and Je-Soo-
Ko, “A High-Speed Pipelined Degree Computationless
Modified Euclidean Algorithm Architecture for Reed-Solomon
Decoders”, ISCAS 2007.
[2].H.M.Shao,T.K.Truong,L.J.Deutsch, J.H.Yuen and
I.S.Reed, “A VLSI design of a pipeline Reed Solomon
decoder,” IEEE Transctions on Computers, vol. C-34, no.5,
pp.393-403, May 1985.
[3].W.Wilhelm, “A New Scalable VLSI Architecture for
Reed-Solomon Decoders,” IEEE Journal of Solid-State
Circuits, vol.34, no. 3, March 1999.
[4]. H.Lee, “High speed VLSI Architecture for Parallel Reed-
Solomon Decoder,” IEEE Transctions on VLSI Systems, vol.
11, no. 2, pp. 288-294, April 2003.
[5]. R.Nithiya, S.Sridevi, “Byte Error Correcting Code Using
Cellular Automata,” International Journal of Communications
and Engineering, vol. 5, no. 5, March 2012.
[6]. Amrita Sajja, Lakshmi Sarojini Pilla, N.V.S. Prabhavati,
“FPGA Implementation of CA-Based Byte Error Detecting and
Correcting Codec,” IACQER.
[7]. J.Bhaumik, D.Roy Chowdhury, I.Chakrabarti, “An
Improved Double Byte Error Correcting Code using Cellular
Automata,” ACRI 2008.

More Related Content

What's hot

Fixed-Point Code Synthesis for Neural Networks
Fixed-Point Code Synthesis for Neural NetworksFixed-Point Code Synthesis for Neural Networks
Fixed-Point Code Synthesis for Neural Networks
gerogepatton
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
Lekashri Subramanian
 

What's hot (18)

Ch10
Ch10Ch10
Ch10
 
A Survey on Various Lightweight Cryptographic Algorithms on FPGA
A Survey on Various Lightweight Cryptographic Algorithms on FPGAA Survey on Various Lightweight Cryptographic Algorithms on FPGA
A Survey on Various Lightweight Cryptographic Algorithms on FPGA
 
Fixed-Point Code Synthesis for Neural Networks
Fixed-Point Code Synthesis for Neural NetworksFixed-Point Code Synthesis for Neural Networks
Fixed-Point Code Synthesis for Neural Networks
 
Mcsl 17 ALP lab manual
Mcsl 17 ALP lab manualMcsl 17 ALP lab manual
Mcsl 17 ALP lab manual
 
Linear block code
Linear block codeLinear block code
Linear block code
 
Digital electronics(EC8392) unit- 1-Sesha Vidhya S/ ASP/ECE/RMKCET
Digital electronics(EC8392) unit- 1-Sesha Vidhya S/ ASP/ECE/RMKCETDigital electronics(EC8392) unit- 1-Sesha Vidhya S/ ASP/ECE/RMKCET
Digital electronics(EC8392) unit- 1-Sesha Vidhya S/ ASP/ECE/RMKCET
 
New Approach of Preprocessing For Numeral Recognition
New Approach of Preprocessing For Numeral RecognitionNew Approach of Preprocessing For Numeral Recognition
New Approach of Preprocessing For Numeral Recognition
 
Lv3421272135
Lv3421272135Lv3421272135
Lv3421272135
 
Scope of signals and systems
Scope of signals and systemsScope of signals and systems
Scope of signals and systems
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
 
7 convolutional codes
7 convolutional codes7 convolutional codes
7 convolutional codes
 
Bj32392395
Bj32392395Bj32392395
Bj32392395
 
Chapter 7: Matrix Multiplication
Chapter 7: Matrix MultiplicationChapter 7: Matrix Multiplication
Chapter 7: Matrix Multiplication
 
Multilayer Backpropagation Neural Networks for Implementation of Logic Gates
Multilayer Backpropagation Neural Networks for Implementation of Logic GatesMultilayer Backpropagation Neural Networks for Implementation of Logic Gates
Multilayer Backpropagation Neural Networks for Implementation of Logic Gates
 
Linear Block Codes
Linear Block CodesLinear Block Codes
Linear Block Codes
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
Chapter 5: Mapping and Scheduling
Chapter  5: Mapping and SchedulingChapter  5: Mapping and Scheduling
Chapter 5: Mapping and Scheduling
 
Mcs 012 computer organisation and assemly language programming- ignou assignm...
Mcs 012 computer organisation and assemly language programming- ignou assignm...Mcs 012 computer organisation and assemly language programming- ignou assignm...
Mcs 012 computer organisation and assemly language programming- ignou assignm...
 

Viewers also liked

art_sklar7_reed-solomon
art_sklar7_reed-solomonart_sklar7_reed-solomon
art_sklar7_reed-solomon
aniruddh Tyagi
 

Viewers also liked (7)

art_sklar7_reed-solomon
art_sklar7_reed-solomonart_sklar7_reed-solomon
art_sklar7_reed-solomon
 
Reed Solomon Code
Reed Solomon CodeReed Solomon Code
Reed Solomon Code
 
Reed Soloman and convolution codes
Reed Soloman and convolution codesReed Soloman and convolution codes
Reed Soloman and convolution codes
 
Reed Solomon
Reed SolomonReed Solomon
Reed Solomon
 
Reed Solomon Frame Structures Revealed
Reed Solomon Frame Structures RevealedReed Solomon Frame Structures Revealed
Reed Solomon Frame Structures Revealed
 
Implementation of reed solomon codes basics
Implementation of reed solomon codes basicsImplementation of reed solomon codes basics
Implementation of reed solomon codes basics
 
Error control coding bch, reed-solomon etc..
Error control coding   bch, reed-solomon etc..Error control coding   bch, reed-solomon etc..
Error control coding bch, reed-solomon etc..
 

Similar to N byte error detecting and correcting code using reed-solomon and cellular automata approach

NETWORKS AND FUZZY LOGICASSIGNMENT 1QUESTION ONE [ Perceptro.docx
NETWORKS AND FUZZY LOGICASSIGNMENT 1QUESTION ONE [ Perceptro.docxNETWORKS AND FUZZY LOGICASSIGNMENT 1QUESTION ONE [ Perceptro.docx
NETWORKS AND FUZZY LOGICASSIGNMENT 1QUESTION ONE [ Perceptro.docx
taitcandie
 

Similar to N byte error detecting and correcting code using reed-solomon and cellular automata approach (20)

IRJET- Design and Characterization of MAEC IP Core
IRJET- Design and Characterization of MAEC IP CoreIRJET- Design and Characterization of MAEC IP Core
IRJET- Design and Characterization of MAEC IP Core
 
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
 
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATINGFAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
 
G364246
G364246G364246
G364246
 
Fixed-Point Code Synthesis for Neural Networks
Fixed-Point Code Synthesis for Neural NetworksFixed-Point Code Synthesis for Neural Networks
Fixed-Point Code Synthesis for Neural Networks
 
Clock Skew Compensation Algorithm Immune to Floating-Point Precision Loss
Clock Skew Compensation Algorithm Immune to Floating-Point Precision LossClock Skew Compensation Algorithm Immune to Floating-Point Precision Loss
Clock Skew Compensation Algorithm Immune to Floating-Point Precision Loss
 
Performance Comparison of Identification Methods Applied to Power Systems for...
Performance Comparison of Identification Methods Applied to Power Systems for...Performance Comparison of Identification Methods Applied to Power Systems for...
Performance Comparison of Identification Methods Applied to Power Systems for...
 
IJCER (www.ijceronline.com) International Journal of computational Engineeri...
 IJCER (www.ijceronline.com) International Journal of computational Engineeri... IJCER (www.ijceronline.com) International Journal of computational Engineeri...
IJCER (www.ijceronline.com) International Journal of computational Engineeri...
 
Encoder for (7,3) cyclic code using matlab
Encoder for (7,3) cyclic code using matlabEncoder for (7,3) cyclic code using matlab
Encoder for (7,3) cyclic code using matlab
 
Multiple Dimensional Fault Tolerant Schemes for Crypto Stream Ciphers
Multiple Dimensional Fault Tolerant Schemes for Crypto Stream CiphersMultiple Dimensional Fault Tolerant Schemes for Crypto Stream Ciphers
Multiple Dimensional Fault Tolerant Schemes for Crypto Stream Ciphers
 
Multiple Dimensional Fault Tolerant Schemes for Crypto Stream Ciphers
Multiple Dimensional Fault Tolerant Schemes for Crypto Stream CiphersMultiple Dimensional Fault Tolerant Schemes for Crypto Stream Ciphers
Multiple Dimensional Fault Tolerant Schemes for Crypto Stream Ciphers
 
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
 
C010421720
C010421720C010421720
C010421720
 
NETWORKS AND FUZZY LOGICASSIGNMENT 1QUESTION ONE [ Perceptro.docx
NETWORKS AND FUZZY LOGICASSIGNMENT 1QUESTION ONE [ Perceptro.docxNETWORKS AND FUZZY LOGICASSIGNMENT 1QUESTION ONE [ Perceptro.docx
NETWORKS AND FUZZY LOGICASSIGNMENT 1QUESTION ONE [ Perceptro.docx
 
Combinational logic circuit by umakant bhaskar gohatre
Combinational logic circuit by umakant bhaskar gohatreCombinational logic circuit by umakant bhaskar gohatre
Combinational logic circuit by umakant bhaskar gohatre
 
Analysis and Implementation of Hard-Decision Viterbi Decoding In Wireless Com...
Analysis and Implementation of Hard-Decision Viterbi Decoding In Wireless Com...Analysis and Implementation of Hard-Decision Viterbi Decoding In Wireless Com...
Analysis and Implementation of Hard-Decision Viterbi Decoding In Wireless Com...
 
Theoretical and Practical Bounds on the Initial Value of Skew-Compensated Cl...
Theoretical and Practical Bounds on the Initial Value of  Skew-Compensated Cl...Theoretical and Practical Bounds on the Initial Value of  Skew-Compensated Cl...
Theoretical and Practical Bounds on the Initial Value of Skew-Compensated Cl...
 
Real Time System Identification of Speech Signal Using Tms320c6713
Real Time System Identification of Speech Signal Using Tms320c6713Real Time System Identification of Speech Signal Using Tms320c6713
Real Time System Identification of Speech Signal Using Tms320c6713
 
01127694
0112769401127694
01127694
 
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...
 

More from eSAT Journals

Material management in construction – a case study
Material management in construction – a case studyMaterial management in construction – a case study
Material management in construction – a case study
eSAT Journals
 
Laboratory studies of dense bituminous mixes ii with reclaimed asphalt materials
Laboratory studies of dense bituminous mixes ii with reclaimed asphalt materialsLaboratory studies of dense bituminous mixes ii with reclaimed asphalt materials
Laboratory studies of dense bituminous mixes ii with reclaimed asphalt materials
eSAT Journals
 
Geographical information system (gis) for water resources management
Geographical information system (gis) for water resources managementGeographical information system (gis) for water resources management
Geographical information system (gis) for water resources management
eSAT Journals
 
Estimation of surface runoff in nallur amanikere watershed using scs cn method
Estimation of surface runoff in nallur amanikere watershed using scs cn methodEstimation of surface runoff in nallur amanikere watershed using scs cn method
Estimation of surface runoff in nallur amanikere watershed using scs cn method
eSAT Journals
 
Effect of variation of plastic hinge length on the results of non linear anal...
Effect of variation of plastic hinge length on the results of non linear anal...Effect of variation of plastic hinge length on the results of non linear anal...
Effect of variation of plastic hinge length on the results of non linear anal...
eSAT Journals
 

More from eSAT Journals (20)

Mechanical properties of hybrid fiber reinforced concrete for pavements
Mechanical properties of hybrid fiber reinforced concrete for pavementsMechanical properties of hybrid fiber reinforced concrete for pavements
Mechanical properties of hybrid fiber reinforced concrete for pavements
 
Material management in construction – a case study
Material management in construction – a case studyMaterial management in construction – a case study
Material management in construction – a case study
 
Managing drought short term strategies in semi arid regions a case study
Managing drought    short term strategies in semi arid regions  a case studyManaging drought    short term strategies in semi arid regions  a case study
Managing drought short term strategies in semi arid regions a case study
 
Life cycle cost analysis of overlay for an urban road in bangalore
Life cycle cost analysis of overlay for an urban road in bangaloreLife cycle cost analysis of overlay for an urban road in bangalore
Life cycle cost analysis of overlay for an urban road in bangalore
 
Laboratory studies of dense bituminous mixes ii with reclaimed asphalt materials
Laboratory studies of dense bituminous mixes ii with reclaimed asphalt materialsLaboratory studies of dense bituminous mixes ii with reclaimed asphalt materials
Laboratory studies of dense bituminous mixes ii with reclaimed asphalt materials
 
Laboratory investigation of expansive soil stabilized with natural inorganic ...
Laboratory investigation of expansive soil stabilized with natural inorganic ...Laboratory investigation of expansive soil stabilized with natural inorganic ...
Laboratory investigation of expansive soil stabilized with natural inorganic ...
 
Influence of reinforcement on the behavior of hollow concrete block masonry p...
Influence of reinforcement on the behavior of hollow concrete block masonry p...Influence of reinforcement on the behavior of hollow concrete block masonry p...
Influence of reinforcement on the behavior of hollow concrete block masonry p...
 
Influence of compaction energy on soil stabilized with chemical stabilizer
Influence of compaction energy on soil stabilized with chemical stabilizerInfluence of compaction energy on soil stabilized with chemical stabilizer
Influence of compaction energy on soil stabilized with chemical stabilizer
 
Geographical information system (gis) for water resources management
Geographical information system (gis) for water resources managementGeographical information system (gis) for water resources management
Geographical information system (gis) for water resources management
 
Forest type mapping of bidar forest division, karnataka using geoinformatics ...
Forest type mapping of bidar forest division, karnataka using geoinformatics ...Forest type mapping of bidar forest division, karnataka using geoinformatics ...
Forest type mapping of bidar forest division, karnataka using geoinformatics ...
 
Factors influencing compressive strength of geopolymer concrete
Factors influencing compressive strength of geopolymer concreteFactors influencing compressive strength of geopolymer concrete
Factors influencing compressive strength of geopolymer concrete
 
Experimental investigation on circular hollow steel columns in filled with li...
Experimental investigation on circular hollow steel columns in filled with li...Experimental investigation on circular hollow steel columns in filled with li...
Experimental investigation on circular hollow steel columns in filled with li...
 
Experimental behavior of circular hsscfrc filled steel tubular columns under ...
Experimental behavior of circular hsscfrc filled steel tubular columns under ...Experimental behavior of circular hsscfrc filled steel tubular columns under ...
Experimental behavior of circular hsscfrc filled steel tubular columns under ...
 
Evaluation of punching shear in flat slabs
Evaluation of punching shear in flat slabsEvaluation of punching shear in flat slabs
Evaluation of punching shear in flat slabs
 
Evaluation of performance of intake tower dam for recent earthquake in india
Evaluation of performance of intake tower dam for recent earthquake in indiaEvaluation of performance of intake tower dam for recent earthquake in india
Evaluation of performance of intake tower dam for recent earthquake in india
 
Evaluation of operational efficiency of urban road network using travel time ...
Evaluation of operational efficiency of urban road network using travel time ...Evaluation of operational efficiency of urban road network using travel time ...
Evaluation of operational efficiency of urban road network using travel time ...
 
Estimation of surface runoff in nallur amanikere watershed using scs cn method
Estimation of surface runoff in nallur amanikere watershed using scs cn methodEstimation of surface runoff in nallur amanikere watershed using scs cn method
Estimation of surface runoff in nallur amanikere watershed using scs cn method
 
Estimation of morphometric parameters and runoff using rs &amp; gis techniques
Estimation of morphometric parameters and runoff using rs &amp; gis techniquesEstimation of morphometric parameters and runoff using rs &amp; gis techniques
Estimation of morphometric parameters and runoff using rs &amp; gis techniques
 
Effect of variation of plastic hinge length on the results of non linear anal...
Effect of variation of plastic hinge length on the results of non linear anal...Effect of variation of plastic hinge length on the results of non linear anal...
Effect of variation of plastic hinge length on the results of non linear anal...
 
Effect of use of recycled materials on indirect tensile strength of asphalt c...
Effect of use of recycled materials on indirect tensile strength of asphalt c...Effect of use of recycled materials on indirect tensile strength of asphalt c...
Effect of use of recycled materials on indirect tensile strength of asphalt c...
 

Recently uploaded

Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
HenryBriggs2
 
Introduction to Robotics in Mechanical Engineering.pptx
Introduction to Robotics in Mechanical Engineering.pptxIntroduction to Robotics in Mechanical Engineering.pptx
Introduction to Robotics in Mechanical Engineering.pptx
hublikarsn
 
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxDigital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
pritamlangde
 

Recently uploaded (20)

Databricks Generative AI Fundamentals .pdf
Databricks Generative AI Fundamentals  .pdfDatabricks Generative AI Fundamentals  .pdf
Databricks Generative AI Fundamentals .pdf
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
8086 Microprocessor Architecture: 16-bit microprocessor
8086 Microprocessor Architecture: 16-bit microprocessor8086 Microprocessor Architecture: 16-bit microprocessor
8086 Microprocessor Architecture: 16-bit microprocessor
 
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS Lambda
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
 
Fundamentals of Internet of Things (IoT) Part-2
Fundamentals of Internet of Things (IoT) Part-2Fundamentals of Internet of Things (IoT) Part-2
Fundamentals of Internet of Things (IoT) Part-2
 
PE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and propertiesPE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and properties
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)
 
Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
Introduction to Robotics in Mechanical Engineering.pptx
Introduction to Robotics in Mechanical Engineering.pptxIntroduction to Robotics in Mechanical Engineering.pptx
Introduction to Robotics in Mechanical Engineering.pptx
 
fitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .pptfitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .ppt
 
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
 
Passive Air Cooling System and Solar Water Heater.ppt
Passive Air Cooling System and Solar Water Heater.pptPassive Air Cooling System and Solar Water Heater.ppt
Passive Air Cooling System and Solar Water Heater.ppt
 
Adsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) pptAdsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) ppt
 
Post office management system project ..pdf
Post office management system project ..pdfPost office management system project ..pdf
Post office management system project ..pdf
 
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxDigital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
 
Danikor Product Catalog- Screw Feeder.pdf
Danikor Product Catalog- Screw Feeder.pdfDanikor Product Catalog- Screw Feeder.pdf
Danikor Product Catalog- Screw Feeder.pdf
 

N byte error detecting and correcting code using reed-solomon and cellular automata approach

  • 1. IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163 __________________________________________________________________________________________ Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 511 N-BYTE ERROR DETECTING AND CORRECTING CODE USING REED- SOLOMON AND CELLULAR AUTOMATA APPROACH Parul Gaur1 , Deepak Gaur2 , Aruna Tomar3 Department of Electrical and Electronics Engineering, UIET, PanjabUniversity, Chandigarh, India., parul34@gmail.com Department of Computer Science and Engineering, ASET, Amity University, Noida(U.P.), India, dgaur@amity.edu Department of ECE, Marathwada Institute of Technology, Delhi, India, aruna_tomar07@yahoo.com Abstract Single and double byte errors are most common errors in memory systems. With the advancement of technologies, more information bytes can be send over a transmission channel, but this increases the probability of more errors. Here we propose a methodology for detecting and correcting N-byte errors in the information bytes based on cellular automata (CA) concept. Cellular automata already accepted as an attractive structure for error detecting and correcting codes. In this paper, highly efficient, reliable and less complex cellular automata based N-byte error correcting encoder and decoder has been proposed. The design is capable of adding 2N check bytes corresponding to N information bytes at the encoder, which are used at the decoder section to detect and correct the byte errors. Keywords— Cellular Automata (CA), Reed-Solomon (RS) code, Information Bytes (IB), Check Bytes (CB) ----------------------------------------------------------------------***------------------------------------------------------------------------ 1. INTRODUCTION During transmission of information bytes, it may be possible that information signal is corrupted by noise, which leads to change in information signal. It is very important to detect the errors in the information bytes and correct them. Various coding techniques have been used for error detecting and correcting. Error correcting codes have been used to enhance system reliability and data integrity. The basic concept is to add check bytes or redundancy to the information bytes at the encoder so that decoder can recover the information bytes from the received block possibly corrupted by the channel noise. Reed -Solomon (RS) codes are most commonly used codes for error correction because these codes can detect both random as well as burst errors. Reed-Solomon codes were invented in 1960 by Irving S. Reed and Gustave Solomon, at the MIT Lincoln Laboratory. Reed-Solomon codes are used in many applications like wireless communication, satellite communications, high speed modems and storage devices like CD, DVD. For example RS (28, 24) and RS (32, 28) is popularily used for multistorage CD. In this four check bytes are added to the information bytes, which detects the two byte errors. Complexity of RS encoder and decoder increases with the error correcting capability of the codes. A general decoding scheme for RS decoder based upon pipelined degree computationless modified Euclidean algorithm is found in [1]. In [1], a high speed pipelined architecture was proposed with the aim of reducing hardware complexity because of absence of degree computation circuit and improving the clock frequency in RS decoders. However conventional RS decoders [2]-[4] induce relatively huge hardware complexity. A system designer always prefer to have simple and regular structure for reliable high speed operations of the circuit. It has been found that these parameters are supported by local neighbourhood cellular automata (CA). CA based byte error correcting code has been proposed in [5]. Till now single, double and atmost three bytes errors are corrected [5]. In our research paper, a methodology for detecting and correcting N-byte errors based upon cellular automata has been proposed. Whatever will be the value of N, system will detect and correct the errors in the information bytes. A logic has been generated, which detects and corrects the errors. 2. PRELIMINARIES A. CA Preliminaries CA is an array of cells, where each cell is in any one of the permissible states. At each discrete time step, the evolution of the cell depends on the combination logic which is function of the present state of the cell itself and states of the neighbouring cells. For two state three neighbourhood, the evolution of the ith cell can be represented as a function of the present states of ( 1)i th , ith and ( 1)i th cells as: 1 1( 1) { ( ), ( ), ( )}i i i ix t f x t x t x t   where f represents the combinational logic. For a two state three cellular automata there are 23 that is, 8 distinct neighbourhood configurations and 28 that is, 256 distinct next state functions. The CA characterized by a rule known as rule 90, specifies an evolution from neighbourhood configuration to next state as: 111 110 101 100 011 010 001 000 0 1 0 1 1 0 1 0
  • 2. IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163 __________________________________________________________________________________________ Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 512 he corresponding combinational logic for rule 90 is: 1 1 1 1 1 1 ( 1) ( ) ( ) ( ) ( ) ( 1) ( ) ( ) i i i i i i i i x t x t x t x t x t x t x t x t             that is, the next state of ith cell depends on the present states of its left and right neighbours (Figure 1). Similarly, the combinational logic for rule 150 is given by: 1 1( 1) ( ) ( ) ( )i i i ix t x t x t x t     that is, the next state of ith cell depends on the present states of its left and right neighbours as well as its own present state (Figure 1). Clock Q3 Q2 Q1 Q0 X3 X2 X1 X0 Rule 150 Rule 90 GND Figure 1 A Hybrid Cellular Automata A CA characterized by EXOR or EXNOR dependence is called an additive CA. If in a CA, the neighbourhood dependence is EXOR, then it is called non-complemented CA and the corresponding rule is non-complemented rule. For EXNOR dependence, CA is called complemented CA and the corresponding rule is called complemented rule. There exists 16 additive rules which are: Rule 0, 15, 51, 60, 85, 90, 102, 105, 150, 153, 165, 170, 195, 204, 240 & 255 A uniform CA is one in which same rule applies to all cells while in hybrid CA (Figure 1) different rules are applied to different cells. In our methodology, rule 90 and rule 150 are used for cells in CA. Based upon this, an efficient error detecting and correcting code is designed. B. Reed-Solomon Code In RS code, we assume that n storage devices hold data 1 2 3 1, , ,.........., ,nD D D D Dn and m storage devices hold checksums 1 2 3 1, , ,........., ,m mC C C C C . These checksums are computed from the data. In this code, if any m devices fail then they can be reconstructed from the surviving devices. The value of checksum device is computed using a function F: = 1 2 3 4 5 6 7 8( , , , , , , , )F D D D D D D D D If any data Dj changes that is becomes D j then from check bytes we can recover the data. 3. MECHANISM FOR CA BASED N-BYTE ERROR DETECTING AND CORRECTING CODE A. Encoder Section In encoder, check bytes are added. For N-byte error detecting and correcting code, encoder generates 2N check bytes and these check bytes are concatenated with the information bytes, which forms the codeword, given as C DG (Figure 2) where 0 1 2 1( , , ,............, )ND D D D D  is N-byte information data and G is generator matrix given as: I 0 0 - - - - -0 I T T2 T3 0 I 0 - - - - -0 I T2 T4 T6 0 0 I - - - - -0 I T3 T6 T9 - - - - - - - - - - - - - - - - - - G = - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 0 0 - - - - -I I TN T2N T3N Here NT is N N characteristics matrix corresponding to N information bytes and I is N N identity matrix. 1 1 0 0 - - - - - - - 0 0 1 1 1 0 - - - - - - - 0 0 0 1 0 1 - - - - - - -0 0 N NT  = - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 0 0 0 - - - - - - --1 1 Cell 3 Cell 2 Cell 1 Cell 0 X O R X O R X O R X O R D1 D2 D3 D4 D5 D6 D7 D8 C1
  • 3. IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163 __________________________________________________________________________________________ Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 513 Information Bytes Figure 2. Codeword Generation One such rule vector of N cell length CA is < 150,150,90,150,..............,150,90,150>. Now check bytes (CB) computed from characteristics matrix can be given as: 2 3 1 2 3 ( 1) 1 0 N N N N N CB T D T D T D T D T D                       (1) Where 0 (2 1)N   , corresponding to N-byte error correcting code. Based upon this, figure 3 shows the encoder section. B. Decoder Section We consider the problem of decoding to detect and correct the erroneous byte positions from the received codeword C. The first step is to compute the syndrome. If the received codeword is |C D CB  , where eD D D   ( D is original information and eD is error in information) and eCB CB CB   ,then the syndrome of codeword can be expressed as ( ) ( | )T S C HC H D CB   . Here H is the parity check matrix formed by concatenating the compressed matrix Twith the identity matrix N NI  . Clock D (Information Bytes) | | | | | | | | | | | | Figure 3. Encoder Section Figure 4 shows the syndrome computation block for decoder section. The syndrome corresponding to jth check byte Sj is given by equation (2): ( )j j jS C CB CB  (2) where 0 (2 1)j N   . If the syndrome S(C) of a received codeword C is 0, then the word is assumed to be error free. If S(C)  0, then errors are detected (Table I). 4. ALGORITHM FOR ERROR CORRECTION For N-byte error correcting code, following (N+1) cases may occur: Case I. Single information byte error Case II. Double information byte error Case III. Triple information byte error Case IV. Quadruple information byte error | | | | | | | | Case N. N information byte error Case (N+1). Infromation byte error and check byte error T CBD C = (D|CB) CB-1 CB-T CB-T2 CB-T2N-2 CB-T2N-1 C C C C C D E C O D E R
  • 4. IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163 __________________________________________________________________________________________ Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 514 | | | | | | C | | | | | | | | | S(C) Figure4. Syndrome Computation Block Table1. Error Detection S0 S1 S2 S3 - - S2N-2 S2N-1 Err ors In Z Z Z Z - - Z Z Nil N Z Z Z Z - - Z Z CB 1 Z N Z Z Z - - Z Z CB 2 | | | | | | | | | | | | | | | | | | Z N Z N Z N Z - - NZ NZ >3 CB N Z N Z N Z N Z - - NZ NZ N CB For single information byte (IB) error, suppose jth IB is in error, kE is error magnitude, then syndrome equations from (2) are: 2 0 , 1 2 2 2 , , , i i k k k Ni N k S E S T E S T E S T E          Where i k N  . From above equations, we get: 0 1 1 2 2 3 2 1 2 , , , , i i i i N N T S S T S S T S S T S S                 (3) 0kE S (4) Equation (3) gives the error location and (4) gives the error magnitude. For double IB error, suppose jth and kth IB is in error, so corresponding syndrome equations are: i l j kS T E T E     Where 0 2 , ,N i j N l k N      . From above equations, we get: 0 1[ ]i kE T S S  (5) 0 lEj S E  (6) Equations (5) and (6) gives the errors. Similarly for triple, quadrule,....................,N IB, error equations can be found. In general, 1 0 2 0 1 2 1 [ ] | | | | [ ] l i i N N N E S E E T S S E T S S        For IB and CB errors, out of 2N CB error can be in any CB, so we have found that there will be 2N cases for CB. Suppose iE is the error in ith information byte and 0e is in first CB, then the syndrome equations are: 2 0 0 1 2 ( 1) 1 , , , , k k i i i N k N i S E e S T E S T E S T E                From above equations, we can find iE . If iE is error in ith IB and 1 2 3 2 2 2 1, , , , ,N Ne e e e e  are errors in CB, we can find syndrome equations. In general, we have: S0S1S2S3 S7S6S5S4 S2N-8S2N-7S2N-6S2N-5 S2N-1S2N-2S2N-3S2N-4
  • 5. IJRET: International Journal of Research in Engineering and Technology ISSN: 2319-1163 __________________________________________________________________________________________ Volume: 01 Issue: 03 | Nov-2012, Available @ http://www.ijret.org 515 2 2 2 2 4 2 0 2 1 2 1 2 1 0 2 2 1 2 5 3 1 1 2 1 5 3 1 | | | | N N i N N i N i N i F S S S T S F S S S T S F S S S T S F S S S T S                                                                     Knowing the error location and error magnitudes, errors are corrected using XOR operation. Suppose iD and iE are the received ith IB and the calculated ith error byte respectively, then the correct IB can be calculated as: ,i i iD D E  (7) Where 0 i N  . 5. RESULTS AND COMPARISON FROM PREVIOUS EXISTING TWO BYTES CODES Table II. Error Detection and Correction F2N F2N-1 - - F3 F3 F3 Errors Detected In Z Z - - Z Z Z IB NZ NZ - - Z Z Z IB,CB NZ NZ - - N Z Z Z IB,>1 CB | | | | | | | | | | NZ NZ - - N Z N Z Z IB,>1 CB NZ NZ - - N Z N Z N Z N Positions Table II shows the final errors detection and from equation (7), errors can be corrected resulting in correct information bytes. In [5], byte error correcting code using CA has been given. But this code detects and corrects the atmost three bytes code. In our research paper, general algorithm for detecting and correcting N-byte code has been proposed. Whatever will be value of N, depending upon information bytes proposed system will detect and correct the errors. In contrast, the proposed encoder section has less hardware complexity than the other previously reported architectures [1]-[4]. CONCLUSION AND FUTURE SCOPE This paper presents a novel design and algorithm for N-byte error detecting and correcting code using cellular automata and Reed-Solomon code approach. The circuit design requires much less hardware. So the implementation of the proposed scheme provides a simple high speed and cost effective solution. The proposed algorithm can be implemented in VHDL by using Xilinx ISE 9.1i tool for N-byte information signal. REFERENCES [1]. Seungbeom Lee, Hanho Lee, Jongyoon Shin and Je-Soo- Ko, “A High-Speed Pipelined Degree Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders”, ISCAS 2007. [2].H.M.Shao,T.K.Truong,L.J.Deutsch, J.H.Yuen and I.S.Reed, “A VLSI design of a pipeline Reed Solomon decoder,” IEEE Transctions on Computers, vol. C-34, no.5, pp.393-403, May 1985. [3].W.Wilhelm, “A New Scalable VLSI Architecture for Reed-Solomon Decoders,” IEEE Journal of Solid-State Circuits, vol.34, no. 3, March 1999. [4]. H.Lee, “High speed VLSI Architecture for Parallel Reed- Solomon Decoder,” IEEE Transctions on VLSI Systems, vol. 11, no. 2, pp. 288-294, April 2003. [5]. R.Nithiya, S.Sridevi, “Byte Error Correcting Code Using Cellular Automata,” International Journal of Communications and Engineering, vol. 5, no. 5, March 2012. [6]. Amrita Sajja, Lakshmi Sarojini Pilla, N.V.S. Prabhavati, “FPGA Implementation of CA-Based Byte Error Detecting and Correcting Codec,” IACQER. [7]. J.Bhaumik, D.Roy Chowdhury, I.Chakrabarti, “An Improved Double Byte Error Correcting Code using Cellular Automata,” ACRI 2008.