SlideShare a Scribd company logo
FIFO Design

 Aditya Mittal
Objective
•  Use Design Framework
•  Request/Grant Handshake
•  Valid/Busy Handshake




               © Arrow Devices Pvt. Ltd.   2
FIFO Interface




   © Arrow Devices Pvt. Ltd.   3
FIFO Protocol
•  FIFO not guaranteed to work if protocol
   violated
•  Write Data qualified by Push
•  Read Data validated by !Empty
•  Should not Push when Full
•  Should not Pop when Empty



                 © Arrow Devices Pvt. Ltd.   4
FIFO Protocol




   © Arrow Devices Pvt. Ltd.   5
FIFO Datapath
•  Input Data (bus)
•  Output Data (bus)
•  Data Store (memory /flop array)




                 © Arrow Devices Pvt. Ltd.   6
FIFO Datapath




   © Arrow Devices Pvt. Ltd.   7
FIFO Control Path
•  Data Path Control
  –  Write Control
  –  Read Control
•  Flow Control




                     © Arrow Devices Pvt. Ltd.   8
FIFO Write Control
•  Write Pointer: Next memory address to
   write
•  Convention: Push causes write pointer to
   move to next location
•  Decode of write pointer enables memory
   locations



                 © Arrow Devices Pvt. Ltd.    9
FIFO Read Control
•  Read Pointer: Next memory address to
   read
•  Convention: Pop causes read pointer to
   move to next location




                 © Arrow Devices Pvt. Ltd.   10
FIFO Read/Write




    © Arrow Devices Pvt. Ltd.   11
FIFO Flow Control
•  Write Interface: Full signal
•  Read Interface: Empty signal




                 © Arrow Devices Pvt. Ltd.   12
© Arrow Devices Pvt. Ltd.   13
FIFO Full Generation
•  Full Condition: Both pointers are pointing
   to same location




                  © Arrow Devices Pvt. Ltd.     14
FIFO Empty Generation
•  Empty Condition: Both pointers are
   pointing to same location




                 © Arrow Devices Pvt. Ltd.   15
Pointer Wrap State
•  Set wrap bit every time pointer “wraps
   around” the max value




                  © Arrow Devices Pvt. Ltd.   16
FIFO Full/Empty
             Conditions
•  Full when pointer values are same and
   wrap states are different
•  Empty when pointer values are same and
   wrap states are same




                © Arrow Devices Pvt. Ltd.   17

More Related Content

What's hot

Spi master core verification
Spi master core verificationSpi master core verification
Spi master core verification
Maulik Suthar
 
Session 9 advance_verification_features
Session 9 advance_verification_featuresSession 9 advance_verification_features
Session 9 advance_verification_features
Nirav Desai
 

What's hot (20)

Amba axi 29 3_2015
Amba axi 29 3_2015Amba axi 29 3_2015
Amba axi 29 3_2015
 
AMBA 3 APB Protocol
AMBA 3 APB ProtocolAMBA 3 APB Protocol
AMBA 3 APB Protocol
 
Synchronous and asynchronous reset
Synchronous and asynchronous resetSynchronous and asynchronous reset
Synchronous and asynchronous reset
 
USB protocol
USB protocolUSB protocol
USB protocol
 
AXI Protocol.pptx
AXI Protocol.pptxAXI Protocol.pptx
AXI Protocol.pptx
 
EE270_Final_Project
EE270_Final_ProjectEE270_Final_Project
EE270_Final_Project
 
Design and Implementation of Synchronous FIFO Interfaced with RAM.pptx
Design and Implementation of Synchronous FIFO Interfaced with RAM.pptxDesign and Implementation of Synchronous FIFO Interfaced with RAM.pptx
Design and Implementation of Synchronous FIFO Interfaced with RAM.pptx
 
SPI introduction(Serial Peripheral Interface)
SPI introduction(Serial Peripheral Interface)SPI introduction(Serial Peripheral Interface)
SPI introduction(Serial Peripheral Interface)
 
Axi protocol
Axi protocolAxi protocol
Axi protocol
 
Verilog Lecture1
Verilog Lecture1Verilog Lecture1
Verilog Lecture1
 
SPI Bus Protocol
SPI Bus ProtocolSPI Bus Protocol
SPI Bus Protocol
 
Design of Synthesizable Asynchronous FIFO And Implementation on FPGA
Design of Synthesizable Asynchronous FIFO And Implementation on FPGADesign of Synthesizable Asynchronous FIFO And Implementation on FPGA
Design of Synthesizable Asynchronous FIFO And Implementation on FPGA
 
Spi master core verification
Spi master core verificationSpi master core verification
Spi master core verification
 
Axi protocol
Axi protocolAxi protocol
Axi protocol
 
Advance Peripheral Bus
Advance Peripheral Bus Advance Peripheral Bus
Advance Peripheral Bus
 
Session 9 advance_verification_features
Session 9 advance_verification_featuresSession 9 advance_verification_features
Session 9 advance_verification_features
 
Zynq architecture
Zynq architectureZynq architecture
Zynq architecture
 
RISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set ComputingRISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set Computing
 
System verilog important
System verilog importantSystem verilog important
System verilog important
 
System verilog coverage
System verilog coverageSystem verilog coverage
System verilog coverage
 

Viewers also liked

Fifo first in first out powerpoint ppt slides.
Fifo first in first out powerpoint ppt slides.Fifo first in first out powerpoint ppt slides.
Fifo first in first out powerpoint ppt slides.
SlideTeam.net
 
Fifo (First in First out)
Fifo (First in First out)Fifo (First in First out)
Fifo (First in First out)
SlideShop.com
 
Fifo
FifoFifo
Fifo
ghada
 
Altera Fifo User Guide
Altera Fifo User GuideAltera Fifo User Guide
Altera Fifo User Guide
ToThanhTu
 
Aldec overview 2011-10 revised
Aldec overview 2011-10 revisedAldec overview 2011-10 revised
Aldec overview 2011-10 revised
Prateek Chopra
 
Fifo first in first out powerpoint presentation templates.
Fifo first in first out powerpoint presentation templates.Fifo first in first out powerpoint presentation templates.
Fifo first in first out powerpoint presentation templates.
SlideTeam.net
 
System Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancementsSystem Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancements
Subash John
 

Viewers also liked (20)

Fifo first in first out powerpoint ppt slides.
Fifo first in first out powerpoint ppt slides.Fifo first in first out powerpoint ppt slides.
Fifo first in first out powerpoint ppt slides.
 
First In, First Out (FIFO); Last In, Last Out (LIFO)
First In, First Out (FIFO); Last In, Last Out (LIFO)First In, First Out (FIFO); Last In, Last Out (LIFO)
First In, First Out (FIFO); Last In, Last Out (LIFO)
 
Fifo (First in First out)
Fifo (First in First out)Fifo (First in First out)
Fifo (First in First out)
 
Fifo
FifoFifo
Fifo
 
9.6 The First In First Out (FIFO) system
9.6 The First In First Out (FIFO) system9.6 The First In First Out (FIFO) system
9.6 The First In First Out (FIFO) system
 
Inventory Control Methods FEFO-FIFO
Inventory Control Methods FEFO-FIFOInventory Control Methods FEFO-FIFO
Inventory Control Methods FEFO-FIFO
 
Lifo n fifo
Lifo n fifoLifo n fifo
Lifo n fifo
 
2.fifo & lifo (2)
2.fifo & lifo (2)2.fifo & lifo (2)
2.fifo & lifo (2)
 
Altera Fifo User Guide
Altera Fifo User GuideAltera Fifo User Guide
Altera Fifo User Guide
 
Aldec overview 2011-10 revised
Aldec overview 2011-10 revisedAldec overview 2011-10 revised
Aldec overview 2011-10 revised
 
Fifo first in first out powerpoint presentation templates.
Fifo first in first out powerpoint presentation templates.Fifo first in first out powerpoint presentation templates.
Fifo first in first out powerpoint presentation templates.
 
System Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancementsSystem Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancements
 
System Verilog Functional Coverage
System Verilog Functional CoverageSystem Verilog Functional Coverage
System Verilog Functional Coverage
 
Warehousing management
Warehousing managementWarehousing management
Warehousing management
 
Timing Analysis
Timing AnalysisTiming Analysis
Timing Analysis
 
Warehousing management System -Shitalinfotech.com
Warehousing management System -Shitalinfotech.comWarehousing management System -Shitalinfotech.com
Warehousing management System -Shitalinfotech.com
 
SPOJ Problem: OLOLO
SPOJ Problem: OLOLOSPOJ Problem: OLOLO
SPOJ Problem: OLOLO
 
Maps
MapsMaps
Maps
 
computer notes - Priority queue
computer notes -  Priority queuecomputer notes -  Priority queue
computer notes - Priority queue
 
Arduino uno-schematic
Arduino uno-schematicArduino uno-schematic
Arduino uno-schematic
 

More from Arrow Devices

More from Arrow Devices (9)

UVM: Basic Sequences
UVM: Basic SequencesUVM: Basic Sequences
UVM: Basic Sequences
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology Tutorial
 
Arrow Devices MIPI MPHY Verification IP Solution
Arrow Devices MIPI MPHY Verification IP SolutionArrow Devices MIPI MPHY Verification IP Solution
Arrow Devices MIPI MPHY Verification IP Solution
 
Basics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesBasics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow Devices
 
Transport Layer (L4) of MIPI Unipro - An Introduction
Transport Layer (L4) of MIPI Unipro - An IntroductionTransport Layer (L4) of MIPI Unipro - An Introduction
Transport Layer (L4) of MIPI Unipro - An Introduction
 
Behavioral modeling of Clock/Data Recovery
Behavioral modeling of Clock/Data RecoveryBehavioral modeling of Clock/Data Recovery
Behavioral modeling of Clock/Data Recovery
 
Arrow Devices USB 2.0 Concepts
Arrow Devices USB 2.0 ConceptsArrow Devices USB 2.0 Concepts
Arrow Devices USB 2.0 Concepts
 
Mastery: The key to Success and Happiness
Mastery: The key to Success and HappinessMastery: The key to Success and Happiness
Mastery: The key to Success and Happiness
 
Bidirectional Bus Modelling
Bidirectional Bus ModellingBidirectional Bus Modelling
Bidirectional Bus Modelling
 

Recently uploaded

Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 

Recently uploaded (20)

Danh sách HSG Bộ môn cấp trường - Cấp THPT.pdf
Danh sách HSG Bộ môn cấp trường - Cấp THPT.pdfDanh sách HSG Bộ môn cấp trường - Cấp THPT.pdf
Danh sách HSG Bộ môn cấp trường - Cấp THPT.pdf
 
Basic_QTL_Marker-assisted_Selection_Sourabh.ppt
Basic_QTL_Marker-assisted_Selection_Sourabh.pptBasic_QTL_Marker-assisted_Selection_Sourabh.ppt
Basic_QTL_Marker-assisted_Selection_Sourabh.ppt
 
Gyanartha SciBizTech Quiz slideshare.pptx
Gyanartha SciBizTech Quiz slideshare.pptxGyanartha SciBizTech Quiz slideshare.pptx
Gyanartha SciBizTech Quiz slideshare.pptx
 
Benefits and Challenges of Using Open Educational Resources
Benefits and Challenges of Using Open Educational ResourcesBenefits and Challenges of Using Open Educational Resources
Benefits and Challenges of Using Open Educational Resources
 
Morse OER Some Benefits and Challenges.pptx
Morse OER Some Benefits and Challenges.pptxMorse OER Some Benefits and Challenges.pptx
Morse OER Some Benefits and Challenges.pptx
 
Introduction to Quality Improvement Essentials
Introduction to Quality Improvement EssentialsIntroduction to Quality Improvement Essentials
Introduction to Quality Improvement Essentials
 
[GDSC YCCE] Build with AI Online Presentation
[GDSC YCCE] Build with AI Online Presentation[GDSC YCCE] Build with AI Online Presentation
[GDSC YCCE] Build with AI Online Presentation
 
The impact of social media on mental health and well-being has been a topic o...
The impact of social media on mental health and well-being has been a topic o...The impact of social media on mental health and well-being has been a topic o...
The impact of social media on mental health and well-being has been a topic o...
 
Matatag-Curriculum and the 21st Century Skills Presentation.pptx
Matatag-Curriculum and the 21st Century Skills Presentation.pptxMatatag-Curriculum and the 21st Century Skills Presentation.pptx
Matatag-Curriculum and the 21st Century Skills Presentation.pptx
 
UNIT – IV_PCI Complaints: Complaints and evaluation of complaints, Handling o...
UNIT – IV_PCI Complaints: Complaints and evaluation of complaints, Handling o...UNIT – IV_PCI Complaints: Complaints and evaluation of complaints, Handling o...
UNIT – IV_PCI Complaints: Complaints and evaluation of complaints, Handling o...
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 
INU_CAPSTONEDESIGN_비밀번호486_업로드용 발표자료.pdf
INU_CAPSTONEDESIGN_비밀번호486_업로드용 발표자료.pdfINU_CAPSTONEDESIGN_비밀번호486_업로드용 발표자료.pdf
INU_CAPSTONEDESIGN_비밀번호486_업로드용 발표자료.pdf
 
slides CapTechTalks Webinar May 2024 Alexander Perry.pptx
slides CapTechTalks Webinar May 2024 Alexander Perry.pptxslides CapTechTalks Webinar May 2024 Alexander Perry.pptx
slides CapTechTalks Webinar May 2024 Alexander Perry.pptx
 
Salient features of Environment protection Act 1986.pptx
Salient features of Environment protection Act 1986.pptxSalient features of Environment protection Act 1986.pptx
Salient features of Environment protection Act 1986.pptx
 
NCERT Solutions Power Sharing Class 10 Notes pdf
NCERT Solutions Power Sharing Class 10 Notes pdfNCERT Solutions Power Sharing Class 10 Notes pdf
NCERT Solutions Power Sharing Class 10 Notes pdf
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
 
How to Split Bills in the Odoo 17 POS Module
How to Split Bills in the Odoo 17 POS ModuleHow to Split Bills in the Odoo 17 POS Module
How to Split Bills in the Odoo 17 POS Module
 
How to Break the cycle of negative Thoughts
How to Break the cycle of negative ThoughtsHow to Break the cycle of negative Thoughts
How to Break the cycle of negative Thoughts
 
How to the fix Attribute Error in odoo 17
How to the fix Attribute Error in odoo 17How to the fix Attribute Error in odoo 17
How to the fix Attribute Error in odoo 17
 
B.ed spl. HI pdusu exam paper-2023-24.pdf
B.ed spl. HI pdusu exam paper-2023-24.pdfB.ed spl. HI pdusu exam paper-2023-24.pdf
B.ed spl. HI pdusu exam paper-2023-24.pdf
 

FIFO Design

  • 2. Objective •  Use Design Framework •  Request/Grant Handshake •  Valid/Busy Handshake © Arrow Devices Pvt. Ltd. 2
  • 3. FIFO Interface © Arrow Devices Pvt. Ltd. 3
  • 4. FIFO Protocol •  FIFO not guaranteed to work if protocol violated •  Write Data qualified by Push •  Read Data validated by !Empty •  Should not Push when Full •  Should not Pop when Empty © Arrow Devices Pvt. Ltd. 4
  • 5. FIFO Protocol © Arrow Devices Pvt. Ltd. 5
  • 6. FIFO Datapath •  Input Data (bus) •  Output Data (bus) •  Data Store (memory /flop array) © Arrow Devices Pvt. Ltd. 6
  • 7. FIFO Datapath © Arrow Devices Pvt. Ltd. 7
  • 8. FIFO Control Path •  Data Path Control –  Write Control –  Read Control •  Flow Control © Arrow Devices Pvt. Ltd. 8
  • 9. FIFO Write Control •  Write Pointer: Next memory address to write •  Convention: Push causes write pointer to move to next location •  Decode of write pointer enables memory locations © Arrow Devices Pvt. Ltd. 9
  • 10. FIFO Read Control •  Read Pointer: Next memory address to read •  Convention: Pop causes read pointer to move to next location © Arrow Devices Pvt. Ltd. 10
  • 11. FIFO Read/Write © Arrow Devices Pvt. Ltd. 11
  • 12. FIFO Flow Control •  Write Interface: Full signal •  Read Interface: Empty signal © Arrow Devices Pvt. Ltd. 12
  • 13. © Arrow Devices Pvt. Ltd. 13
  • 14. FIFO Full Generation •  Full Condition: Both pointers are pointing to same location © Arrow Devices Pvt. Ltd. 14
  • 15. FIFO Empty Generation •  Empty Condition: Both pointers are pointing to same location © Arrow Devices Pvt. Ltd. 15
  • 16. Pointer Wrap State •  Set wrap bit every time pointer “wraps around” the max value © Arrow Devices Pvt. Ltd. 16
  • 17. FIFO Full/Empty Conditions •  Full when pointer values are same and wrap states are different •  Empty when pointer values are same and wrap states are same © Arrow Devices Pvt. Ltd. 17