SlideShare a Scribd company logo
LDD:
Created By: Kailas Kharse
Q1. Diff. Von-Neumann and Hardvard Architecture?
Ans:
Von -Neumann Hardward Architecture
Von -Neumann Hardward Architecture
The computer has single storage system(memory) for
storing data as well as program to be executed.
 Separate memories for data and instructions.
There is a single pathway used to move both data 
and instructions between memory, I/O and CPU
Two sets of address/data buses between CPU and 
memory
Processor needs two clock cycles to complete an 
instruction. Pipelining the instructions is not possible
with this architecture.
Processor can complete an instruction in one cycle if 
appropriate pipelining strategies are implemented.
Less no of control signals More no of control signal.
Data Transfer and Instruction Fetch must be 
scheduled­ They cannot be performed at same tiem
Data Transfer to be performed Simultiniouly on both 
the buses
Q2. Difference Between RISC and CISC?
Ans:
CISC RISC
CISC – Complex Instruction Set Computing. RISC – Reduced Instruction Set Computing.
Large no. of instructions, each carry out a different
permutation of the same operation.
The instructions are at as bare a minimum as possible.
Instructions which support some complex operations
are made available by the processor’s designer.
The user needs to design (through software) some
complex operations by them selves.
Software burden is less. Software burden is more.
Instruction decoding unit size is more. Instruction decoding unit size is less comparatively.
Power Consumption is more. Power consumption is less comparatively.
Less no. of internal CPU registers. More no. of internal CPU registers.
Hence processing is memory intensive. Hence processing is register intensive.
Hence impacts CPU operations speed because of
frequent memory device’s (slow) access.
Has a positive impact on CPU’s processing speed
comparitively.
Instructions sizes and machine cycles required for
executions vary.
Mostly instructions sizes and machine cycles required for
execution is same.
CISC RISC
Preferable for Complex applications,where power
consumption & efficiency can be sidelined.
Preferable for applications which need to save power and
CPU having efficiency.
Many Address Modes are available. Few Addressing modes.
Q3. Difference Between Micro-Processor and Micro-Controller?
Ans:
Micro-Processor Micro-Controller
A microprocessor is a general purpose central
processing unit of a digital computer.
(A chip on a computer)
A micro controller is a true computer on a chip.
(A computer on a chip)
Processors have most of their opcodes moving data
from external memory to the CPU.
Generally controllers move data and code from
internal memory to ALU.
The architecture uses data lines more than control
lines.
The architecture uses control lines more that data
lines.
No RAM and ROM on the chip RAM and ROM along with processor are present
It has single or dual bit instructions It has multi bit instructions
Access time to memory and I/O devices is high Access time to memory and I/O devices is less
Less number of pins are multiplexed More number of pins are multiplexed
Consists of single memory map for data and code Consists of separate memory map for data and code
High clock frequency Low clock frequency
External peripheral are to interfaced to enhance
functionality
These are application specific and so no need of
external peripherals
Micro-Processor Micro-Controller
Can perform all the computation in any field Can perform only a specific task
Cost is high Cost is low
I/O communication needs external peripherals I/O communication ports are inbuilt
Serial communication is not possible Serial communication ports are inbuilt
Boolean operations cannot be performed directly Boolean operations can be performed directly
Q4. Difference between I/O Mapped I/O and Memory Mapped I/O?
Ans:
Memory Mapped I/O I/O Mapped I/O
Memory Mapped I/O is mapped into the same
address space as program memory and/or user
memory, and is accessed in the same way.
I/O Mapped I/O uses a separate, dedicated
address space and is accessed via a dedicated
set of microprocessor instructions.
Same address bus to address memory and I/O
devices
Different address spaces for memory and I/O
devices
Access to the I/O devices using regular
instructions
Uses a special class of CPU instructions to
access I/O devices
Most widely used I/O method MEMR`, MEMW`. IOR`,IOW`,MEMR`,MEMW`
Specific Purpose Application Genereral Purpose Application
No IN and OUT instructions Saperate IO peripherial instructions IN and OUT
More Decoding is required Less decoding is required
Processor provides more address lines for
accessing memory
Processor provides saperate address range for
memory and I/O.
$cat /proc/iomemory $cat /proc/ioports

More Related Content

What's hot

Introduction to Avr Microcontrollers
Introduction to Avr MicrocontrollersIntroduction to Avr Microcontrollers
Introduction to Avr Microcontrollers
Mohamed Tarek
 
Microprocessor & microcontroller
Microprocessor & microcontroller Microprocessor & microcontroller
Microprocessor & microcontroller Nitesh Kumar
 
8051 Microcontroller ppt
8051 Microcontroller ppt8051 Microcontroller ppt
8051 Microcontroller ppt
Rahul Kumar
 
Introduction to Embedded Architecture
Introduction to Embedded Architecture Introduction to Embedded Architecture
Introduction to Embedded Architecture
amrutachintawar239
 
Unit II Arm7 Thumb Instruction
Unit II Arm7 Thumb InstructionUnit II Arm7 Thumb Instruction
Unit II Arm7 Thumb Instruction
Dr. Pankaj Zope
 
Introduction to microprocessor
Introduction to microprocessorIntroduction to microprocessor
Introduction to microprocessor
Kashyap Shah
 
Introduction to ARM LPC2148
Introduction to ARM LPC2148Introduction to ARM LPC2148
Introduction to ARM LPC2148
Veera Kumar
 
Presentation on embedded system by abhishek sharma
Presentation on embedded system by abhishek sharmaPresentation on embedded system by abhishek sharma
Presentation on embedded system by abhishek sharma
AbhishekSharma2517
 
Introduction to-microprocessors
Introduction to-microprocessorsIntroduction to-microprocessors
Introduction to-microprocessors
Volodymyr Ushenko
 
Microprocessor & Micro-controller
Microprocessor & Micro-controllerMicroprocessor & Micro-controller
Microprocessor & Micro-controller
Om Bheda
 
8096 microcontrollers notes
8096 microcontrollers notes8096 microcontrollers notes
8096 microcontrollers notesDr.YNM
 
ARM CORTEX M3 PPT
ARM CORTEX M3 PPTARM CORTEX M3 PPT
ARM CORTEX M3 PPT
Gaurav Verma
 
ARM Architecture
ARM ArchitectureARM Architecture
ARM Architecture
Dwight Sabio
 
microcontroller vs microprocessor
microcontroller vs microprocessormicrocontroller vs microprocessor
microcontroller vs microprocessor
sobhadevi
 
Embedded C - Lecture 1
Embedded C - Lecture 1Embedded C - Lecture 1
Embedded C - Lecture 1
Mohamed Abdallah
 
Unit 2 mpmc
Unit 2 mpmcUnit 2 mpmc
Unit 2 mpmc
tamilnesaner
 
Microprocessor and interfacing
Microprocessor and interfacingMicroprocessor and interfacing
Microprocessor and interfacingmodimitesh61
 
Von Neumann vs Harvard Architecture
Von Neumann vs Harvard ArchitectureVon Neumann vs Harvard Architecture
Von Neumann vs Harvard Architecture
OLSON MATUNGA
 

What's hot (20)

Introduction to Avr Microcontrollers
Introduction to Avr MicrocontrollersIntroduction to Avr Microcontrollers
Introduction to Avr Microcontrollers
 
Microprocessor & microcontroller
Microprocessor & microcontroller Microprocessor & microcontroller
Microprocessor & microcontroller
 
8051 Microcontroller ppt
8051 Microcontroller ppt8051 Microcontroller ppt
8051 Microcontroller ppt
 
Introduction to stm32-part1
Introduction to stm32-part1Introduction to stm32-part1
Introduction to stm32-part1
 
Important questions
Important questionsImportant questions
Important questions
 
Introduction to Embedded Architecture
Introduction to Embedded Architecture Introduction to Embedded Architecture
Introduction to Embedded Architecture
 
Unit II Arm7 Thumb Instruction
Unit II Arm7 Thumb InstructionUnit II Arm7 Thumb Instruction
Unit II Arm7 Thumb Instruction
 
Introduction to microprocessor
Introduction to microprocessorIntroduction to microprocessor
Introduction to microprocessor
 
Introduction to ARM LPC2148
Introduction to ARM LPC2148Introduction to ARM LPC2148
Introduction to ARM LPC2148
 
Presentation on embedded system by abhishek sharma
Presentation on embedded system by abhishek sharmaPresentation on embedded system by abhishek sharma
Presentation on embedded system by abhishek sharma
 
Introduction to-microprocessors
Introduction to-microprocessorsIntroduction to-microprocessors
Introduction to-microprocessors
 
Microprocessor & Micro-controller
Microprocessor & Micro-controllerMicroprocessor & Micro-controller
Microprocessor & Micro-controller
 
8096 microcontrollers notes
8096 microcontrollers notes8096 microcontrollers notes
8096 microcontrollers notes
 
ARM CORTEX M3 PPT
ARM CORTEX M3 PPTARM CORTEX M3 PPT
ARM CORTEX M3 PPT
 
ARM Architecture
ARM ArchitectureARM Architecture
ARM Architecture
 
microcontroller vs microprocessor
microcontroller vs microprocessormicrocontroller vs microprocessor
microcontroller vs microprocessor
 
Embedded C - Lecture 1
Embedded C - Lecture 1Embedded C - Lecture 1
Embedded C - Lecture 1
 
Unit 2 mpmc
Unit 2 mpmcUnit 2 mpmc
Unit 2 mpmc
 
Microprocessor and interfacing
Microprocessor and interfacingMicroprocessor and interfacing
Microprocessor and interfacing
 
Von Neumann vs Harvard Architecture
Von Neumann vs Harvard ArchitectureVon Neumann vs Harvard Architecture
Von Neumann vs Harvard Architecture
 

Similar to Difference Between CISC RISC, Harward & Von-neuman

Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
Anjaan Gajendra
 
esunit1.pptx
esunit1.pptxesunit1.pptx
esunit1.pptx
AmitKumar7572
 
Embedded systems-unit-1
Embedded systems-unit-1Embedded systems-unit-1
Embedded systems-unit-1
Prabhu Mali
 
Introduction to Embedded System
Introduction to Embedded SystemIntroduction to Embedded System
Introduction to Embedded System
Zakaria Gomaa
 
4.1 Introduction 145• In this section, we first take a gander at a.pdf
4.1 Introduction 145• In this section, we first take a gander at a.pdf4.1 Introduction 145• In this section, we first take a gander at a.pdf
4.1 Introduction 145• In this section, we first take a gander at a.pdf
arpowersarps
 
UNIT 2_ESD.pdf
UNIT 2_ESD.pdfUNIT 2_ESD.pdf
UNIT 2_ESD.pdf
SaralaT3
 
EEE226a.ppt
EEE226a.pptEEE226a.ppt
EEE226a.ppt
SaifulAhmad27
 
DSP Processor.pptx
DSP Processor.pptxDSP Processor.pptx
DSP Processor.pptx
AswathSelvaraj
 
Microprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptMicroprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.ppt
TALHARIAZ46
 
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptxFANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
PannaBushratul
 
microprocessormicrocontrollerbysanat-140107013112-phpapp02.pdf
microprocessormicrocontrollerbysanat-140107013112-phpapp02.pdfmicroprocessormicrocontrollerbysanat-140107013112-phpapp02.pdf
microprocessormicrocontrollerbysanat-140107013112-phpapp02.pdf
MECHANICALENGINEERIN19
 
IO and file systems
IO and file systems IO and file systems
IO and file systems
EktaVaswani2
 
ch1.pptx
ch1.pptxch1.pptx
ch1.pptx
berekethailu2
 
Micro controller
Micro controllerMicro controller
Micro controller
Devi Prasad
 
typicales-210510062115.pdf
typicales-210510062115.pdftypicales-210510062115.pdf
typicales-210510062115.pdf
ssuser136534
 
Typical Embedded System
Typical Embedded SystemTypical Embedded System
Typical Embedded System
anand hd
 
Uni Processor Architecture
Uni Processor ArchitectureUni Processor Architecture
Uni Processor Architecture
Ashish KC
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science education
Innocent Tauzeni
 

Similar to Difference Between CISC RISC, Harward & Von-neuman (20)

Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
 
esunit1.pptx
esunit1.pptxesunit1.pptx
esunit1.pptx
 
Embedded systems-unit-1
Embedded systems-unit-1Embedded systems-unit-1
Embedded systems-unit-1
 
Introduction to Embedded System
Introduction to Embedded SystemIntroduction to Embedded System
Introduction to Embedded System
 
4.1 Introduction 145• In this section, we first take a gander at a.pdf
4.1 Introduction 145• In this section, we first take a gander at a.pdf4.1 Introduction 145• In this section, we first take a gander at a.pdf
4.1 Introduction 145• In this section, we first take a gander at a.pdf
 
UNIT 2_ESD.pdf
UNIT 2_ESD.pdfUNIT 2_ESD.pdf
UNIT 2_ESD.pdf
 
EEE226a.ppt
EEE226a.pptEEE226a.ppt
EEE226a.ppt
 
DSP Processor.pptx
DSP Processor.pptxDSP Processor.pptx
DSP Processor.pptx
 
Microprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptMicroprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.ppt
 
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptxFANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
 
microprocessormicrocontrollerbysanat-140107013112-phpapp02.pdf
microprocessormicrocontrollerbysanat-140107013112-phpapp02.pdfmicroprocessormicrocontrollerbysanat-140107013112-phpapp02.pdf
microprocessormicrocontrollerbysanat-140107013112-phpapp02.pdf
 
lb.pptx
lb.pptxlb.pptx
lb.pptx
 
IO and file systems
IO and file systems IO and file systems
IO and file systems
 
ch1.pptx
ch1.pptxch1.pptx
ch1.pptx
 
Micro controller
Micro controllerMicro controller
Micro controller
 
typicales-210510062115.pdf
typicales-210510062115.pdftypicales-210510062115.pdf
typicales-210510062115.pdf
 
Typical Embedded System
Typical Embedded SystemTypical Embedded System
Typical Embedded System
 
Bc0040
Bc0040Bc0040
Bc0040
 
Uni Processor Architecture
Uni Processor ArchitectureUni Processor Architecture
Uni Processor Architecture
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science education
 

Recently uploaded

A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
Peter Windle
 
Digital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental DesignDigital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental Design
amberjdewit93
 
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdfANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
Priyankaranawat4
 
A Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptxA Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptx
thanhdowork
 
Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
Scholarhat
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
Group Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana BuscigliopptxGroup Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana Buscigliopptx
ArianaBusciglio
 
Top five deadliest dog breeds in America
Top five deadliest dog breeds in AmericaTop five deadliest dog breeds in America
Top five deadliest dog breeds in America
Bisnar Chase Personal Injury Attorneys
 
Aficamten in HCM (SEQUOIA HCM TRIAL 2024)
Aficamten in HCM (SEQUOIA HCM TRIAL 2024)Aficamten in HCM (SEQUOIA HCM TRIAL 2024)
Aficamten in HCM (SEQUOIA HCM TRIAL 2024)
Ashish Kohli
 
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdfMASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
goswamiyash170123
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
PIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf IslamabadPIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf Islamabad
AyyanKhan40
 
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Dr. Vinod Kumar Kanvaria
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
TechSoup
 
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat  Leveraging AI for Diversity, Equity, and InclusionExecutive Directors Chat  Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
TechSoup
 
Landownership in the Philippines under the Americans-2-pptx.pptx
Landownership in the Philippines under the Americans-2-pptx.pptxLandownership in the Philippines under the Americans-2-pptx.pptx
Landownership in the Philippines under the Americans-2-pptx.pptx
JezreelCabil2
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
deeptiverma2406
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
camakaiclarkmusic
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 

Recently uploaded (20)

A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
 
Digital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental DesignDigital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental Design
 
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdfANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
ANATOMY AND BIOMECHANICS OF HIP JOINT.pdf
 
A Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptxA Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptx
 
Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
Group Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana BuscigliopptxGroup Presentation 2 Economics.Ariana Buscigliopptx
Group Presentation 2 Economics.Ariana Buscigliopptx
 
Top five deadliest dog breeds in America
Top five deadliest dog breeds in AmericaTop five deadliest dog breeds in America
Top five deadliest dog breeds in America
 
Aficamten in HCM (SEQUOIA HCM TRIAL 2024)
Aficamten in HCM (SEQUOIA HCM TRIAL 2024)Aficamten in HCM (SEQUOIA HCM TRIAL 2024)
Aficamten in HCM (SEQUOIA HCM TRIAL 2024)
 
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdfMASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
PIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf IslamabadPIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf Islamabad
 
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
 
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat  Leveraging AI for Diversity, Equity, and InclusionExecutive Directors Chat  Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
 
Landownership in the Philippines under the Americans-2-pptx.pptx
Landownership in the Philippines under the Americans-2-pptx.pptxLandownership in the Philippines under the Americans-2-pptx.pptx
Landownership in the Philippines under the Americans-2-pptx.pptx
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 

Difference Between CISC RISC, Harward & Von-neuman

  • 1. LDD: Created By: Kailas Kharse Q1. Diff. Von-Neumann and Hardvard Architecture? Ans: Von -Neumann Hardward Architecture Von -Neumann Hardward Architecture The computer has single storage system(memory) for storing data as well as program to be executed.  Separate memories for data and instructions. There is a single pathway used to move both data  and instructions between memory, I/O and CPU Two sets of address/data buses between CPU and  memory Processor needs two clock cycles to complete an  instruction. Pipelining the instructions is not possible with this architecture. Processor can complete an instruction in one cycle if  appropriate pipelining strategies are implemented. Less no of control signals More no of control signal. Data Transfer and Instruction Fetch must be  scheduled­ They cannot be performed at same tiem Data Transfer to be performed Simultiniouly on both  the buses Q2. Difference Between RISC and CISC? Ans: CISC RISC CISC – Complex Instruction Set Computing. RISC – Reduced Instruction Set Computing. Large no. of instructions, each carry out a different permutation of the same operation. The instructions are at as bare a minimum as possible. Instructions which support some complex operations are made available by the processor’s designer. The user needs to design (through software) some complex operations by them selves. Software burden is less. Software burden is more. Instruction decoding unit size is more. Instruction decoding unit size is less comparatively. Power Consumption is more. Power consumption is less comparatively. Less no. of internal CPU registers. More no. of internal CPU registers. Hence processing is memory intensive. Hence processing is register intensive. Hence impacts CPU operations speed because of frequent memory device’s (slow) access. Has a positive impact on CPU’s processing speed comparitively. Instructions sizes and machine cycles required for executions vary. Mostly instructions sizes and machine cycles required for execution is same.
  • 2. CISC RISC Preferable for Complex applications,where power consumption & efficiency can be sidelined. Preferable for applications which need to save power and CPU having efficiency. Many Address Modes are available. Few Addressing modes. Q3. Difference Between Micro-Processor and Micro-Controller? Ans: Micro-Processor Micro-Controller A microprocessor is a general purpose central processing unit of a digital computer. (A chip on a computer) A micro controller is a true computer on a chip. (A computer on a chip) Processors have most of their opcodes moving data from external memory to the CPU. Generally controllers move data and code from internal memory to ALU. The architecture uses data lines more than control lines. The architecture uses control lines more that data lines. No RAM and ROM on the chip RAM and ROM along with processor are present It has single or dual bit instructions It has multi bit instructions Access time to memory and I/O devices is high Access time to memory and I/O devices is less Less number of pins are multiplexed More number of pins are multiplexed Consists of single memory map for data and code Consists of separate memory map for data and code High clock frequency Low clock frequency External peripheral are to interfaced to enhance functionality These are application specific and so no need of external peripherals
  • 3. Micro-Processor Micro-Controller Can perform all the computation in any field Can perform only a specific task Cost is high Cost is low I/O communication needs external peripherals I/O communication ports are inbuilt Serial communication is not possible Serial communication ports are inbuilt Boolean operations cannot be performed directly Boolean operations can be performed directly Q4. Difference between I/O Mapped I/O and Memory Mapped I/O? Ans: Memory Mapped I/O I/O Mapped I/O Memory Mapped I/O is mapped into the same address space as program memory and/or user memory, and is accessed in the same way. I/O Mapped I/O uses a separate, dedicated address space and is accessed via a dedicated set of microprocessor instructions. Same address bus to address memory and I/O devices Different address spaces for memory and I/O devices Access to the I/O devices using regular instructions Uses a special class of CPU instructions to access I/O devices Most widely used I/O method MEMR`, MEMW`. IOR`,IOW`,MEMR`,MEMW` Specific Purpose Application Genereral Purpose Application No IN and OUT instructions Saperate IO peripherial instructions IN and OUT More Decoding is required Less decoding is required Processor provides more address lines for accessing memory Processor provides saperate address range for memory and I/O. $cat /proc/iomemory $cat /proc/ioports