This document discusses RISC vs CISC architectures and the Harvard and von Neumann computer architectures. It provides examples of multiplying two numbers in memory using CISC and RISC approaches. CISC uses complex instructions that perform multiple operations, while RISC breaks operations into simpler instructions. Harvard architecture separates program and data memory while von Neumann uses shared memory.
ARM 32-bit Microcontroller Cortex-M3 introductionanand hd
What is the ARM Cortex-M3 processor?
Architecture Versions,Processor naming, Instruction Set Development, The Thumb-2 Technology and Instruction Set Architecture, Cortex-M3 Processor Applications
ARM (Advance RISC Machine) is one of the most licensed and thus widespread processor cores in the world.Used especially in portable devices due to low power consumption and reasonable performance.Several interesting extension available like THUMB instruction set and Jazelle Java Machine.
CISC & RISC Architecture with contents
History Of CISC & RISC
Need Of CISC
CISC
CISC Characteristics
CISC Architecture
The Search for RISC
RISC Characteristics
Bus Architecture
Pipeline Architecture
Compiler Structure
Commercial Application
Reference
Computer Science - Harvard and Von Neumann Architecture
The aspects of both architectures are highlighted through the presentation along with their advantages and disadvantages.
ARM 32-bit Microcontroller Cortex-M3 introductionanand hd
What is the ARM Cortex-M3 processor?
Architecture Versions,Processor naming, Instruction Set Development, The Thumb-2 Technology and Instruction Set Architecture, Cortex-M3 Processor Applications
ARM (Advance RISC Machine) is one of the most licensed and thus widespread processor cores in the world.Used especially in portable devices due to low power consumption and reasonable performance.Several interesting extension available like THUMB instruction set and Jazelle Java Machine.
CISC & RISC Architecture with contents
History Of CISC & RISC
Need Of CISC
CISC
CISC Characteristics
CISC Architecture
The Search for RISC
RISC Characteristics
Bus Architecture
Pipeline Architecture
Compiler Structure
Commercial Application
Reference
Computer Science - Harvard and Von Neumann Architecture
The aspects of both architectures are highlighted through the presentation along with their advantages and disadvantages.
RISC - Reduced Instruction Set ComputingTushar Swami
A detailed presentation about what is RISC and some of the basic differences between RISC and CISC Computers.
Also enlisting some of the major applications of RISC in the field of Technology.
There are situations, called hazards, that prevent the next instruction in the instruction stream from executing during its designated cycle
There are three classes of hazards
Structural hazard
Data hazard
Branch hazard
This Presentation describes the ARM CORTEX M3 core processor with the details of the core peripherals. Soon a CORTEX base controller(STM32F100RBT6) ppt will be uploaded. For more information mail me at:gaurav.iitkg@gmail.com.
1. CISC VS. RISC.
2. Agenda.
3. CPU Architecture.
4. Instruction Set Architecture (ISA). Group of instructions to execute a program. Instructions are in the form of: Opcode + Operand. An agreement between hardware and human for making interaction. Example : ADD R1, R2, R3
Can be represented as :
00101111100001111001010101010101
10111010100011110101001011011010
Two major schools of ISA: CISC & RISC.
5. CISC Philosophy (Complex Instruction Set Computing). The primary goal is to complete a task in as few lines as possible. Used on PCs and laptops that need to process heavy graphics and computations. Each instruction consist of one step.
(ex: MULT 2:3, 5:2, load the two values into registers, multiplies the operands, and then stores the product in appropriate register).
6. CISC Pros & Cons. Instruction size is different from one operation to another. Operation size is smaller but no of cycles are more. Needs better hardware and powerful processing. Performance is slow due to the amount of clock time taken by different instructions.
7. RISC Philosophy (Reduced Instruction Set Computing). Use only simple instructions that can be executed within one clock cycle. Keep all instructions of same size. Allow only load/store instruction to access the memory.
(ex: MULT command divided into three separate commands:LOAD, PROD, and STORE).
8. RISC Pros & Cons. Allow free use of microprocessors space because of its simplicity. Needs large memory caches on the chip itself so require very fast memory. Give support for high level languages (like C, C++, Java). Performance depends on the programmer or compiler.
9. CPU Performance Equation. The following equation is commonly used for expressing a computer's performance ability:
퐶푃푈 푇푖푚푒=푆푒푐표푛푑푠/푃푟표푔푟푎푚=퐼푛푠푡푟푢푐푡푖표푛푠/푃푟표푔푟푎푚 푥 퐶푦푐푙푒푠/퐼푛푠푡푟푢푐푡푖표푛푠 푥 푆푒푐표푛푑푠/퐶푦푐푙푒
CISC minimize the number of instructions per program.
RISC does the opposite, reduce the cycles per instruction.
10. Summary.
RISC - Reduced Instruction Set ComputingTushar Swami
A detailed presentation about what is RISC and some of the basic differences between RISC and CISC Computers.
Also enlisting some of the major applications of RISC in the field of Technology.
There are situations, called hazards, that prevent the next instruction in the instruction stream from executing during its designated cycle
There are three classes of hazards
Structural hazard
Data hazard
Branch hazard
This Presentation describes the ARM CORTEX M3 core processor with the details of the core peripherals. Soon a CORTEX base controller(STM32F100RBT6) ppt will be uploaded. For more information mail me at:gaurav.iitkg@gmail.com.
1. CISC VS. RISC.
2. Agenda.
3. CPU Architecture.
4. Instruction Set Architecture (ISA). Group of instructions to execute a program. Instructions are in the form of: Opcode + Operand. An agreement between hardware and human for making interaction. Example : ADD R1, R2, R3
Can be represented as :
00101111100001111001010101010101
10111010100011110101001011011010
Two major schools of ISA: CISC & RISC.
5. CISC Philosophy (Complex Instruction Set Computing). The primary goal is to complete a task in as few lines as possible. Used on PCs and laptops that need to process heavy graphics and computations. Each instruction consist of one step.
(ex: MULT 2:3, 5:2, load the two values into registers, multiplies the operands, and then stores the product in appropriate register).
6. CISC Pros & Cons. Instruction size is different from one operation to another. Operation size is smaller but no of cycles are more. Needs better hardware and powerful processing. Performance is slow due to the amount of clock time taken by different instructions.
7. RISC Philosophy (Reduced Instruction Set Computing). Use only simple instructions that can be executed within one clock cycle. Keep all instructions of same size. Allow only load/store instruction to access the memory.
(ex: MULT command divided into three separate commands:LOAD, PROD, and STORE).
8. RISC Pros & Cons. Allow free use of microprocessors space because of its simplicity. Needs large memory caches on the chip itself so require very fast memory. Give support for high level languages (like C, C++, Java). Performance depends on the programmer or compiler.
9. CPU Performance Equation. The following equation is commonly used for expressing a computer's performance ability:
퐶푃푈 푇푖푚푒=푆푒푐표푛푑푠/푃푟표푔푟푎푚=퐼푛푠푡푟푢푐푡푖표푛푠/푃푟표푔푟푎푚 푥 퐶푦푐푙푒푠/퐼푛푠푡푟푢푐푡푖표푛푠 푥 푆푒푐표푛푑푠/퐶푦푐푙푒
CISC minimize the number of instructions per program.
RISC does the opposite, reduce the cycles per instruction.
10. Summary.
This is introduction to micro processor and assembly language course. In this chapter you are going to be introduced to basic idea of microprocessor. Language hierarchy and virtual machine concept.
This slide contain the detail about the various organization of computer(Register based organization, Stack Based Organization and Accumulator Based Organization), Addressing Modes, Instruction Formats and finally RISC and CISC
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
When a human programmer develops a set of instructions to directly tell a microprocessor how to do something
They’re programming in the CPU’s own “language” This language, which consists of the very same binary codes which the Control Unit inside the CPU chip decodes to perform tasks, is often referred to as machine language.
it is often written in hexadecimal form, because it is easier for human beings to work with. For example, I’ll present just a few of the common instruction codes for the Intel 8080 micro-processor chip.
Similar to RISC Vs CISC, Harvard v/s Van Neumann (20)
Course Outcome and Program Outcome Calculation(new method)Ravikumar Tiwari
This presentation explains the new method (based on attainment level) of Course Outcome and Program Outcome Calculation. (with reference to National Board of Accreditation new SAR)
Cosmetic shop management system project report.pdfKamal Acharya
Buying new cosmetic products is difficult. It can even be scary for those who have sensitive skin and are prone to skin trouble. The information needed to alleviate this problem is on the back of each product, but it's thought to interpret those ingredient lists unless you have a background in chemistry.
Instead of buying and hoping for the best, we can use data science to help us predict which products may be good fits for us. It includes various function programs to do the above mentioned tasks.
Data file handling has been effectively used in the program.
The automated cosmetic shop management system should deal with the automation of general workflow and administration process of the shop. The main processes of the system focus on customer's request where the system is able to search the most appropriate products and deliver it to the customers. It should help the employees to quickly identify the list of cosmetic product that have reached the minimum quantity and also keep a track of expired date for each cosmetic product. It should help the employees to find the rack number in which the product is placed.It is also Faster and more efficient way.
Saudi Arabia stands as a titan in the global energy landscape, renowned for its abundant oil and gas resources. It's the largest exporter of petroleum and holds some of the world's most significant reserves. Let's delve into the top 10 oil and gas projects shaping Saudi Arabia's energy future in 2024.
Overview of the fundamental roles in Hydropower generation and the components involved in wider Electrical Engineering.
This paper presents the design and construction of hydroelectric dams from the hydrologist’s survey of the valley before construction, all aspects and involved disciplines, fluid dynamics, structural engineering, generation and mains frequency regulation to the very transmission of power through the network in the United Kingdom.
Author: Robbie Edward Sayers
Collaborators and co editors: Charlie Sims and Connor Healey.
(C) 2024 Robbie E. Sayers
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...Amil Baba Dawood bangali
Contact with Dawood Bhai Just call on +92322-6382012 and we'll help you. We'll solve all your problems within 12 to 24 hours and with 101% guarantee and with astrology systematic. If you want to take any personal or professional advice then also you can call us on +92322-6382012 , ONLINE LOVE PROBLEM & Other all types of Daily Life Problem's.Then CALL or WHATSAPP us on +92322-6382012 and Get all these problems solutions here by Amil Baba DAWOOD BANGALI
#vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore#blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #blackmagicforlove #blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #Amilbabainuk #amilbabainspain #amilbabaindubai #Amilbabainnorway #amilbabainkrachi #amilbabainlahore #amilbabaingujranwalan #amilbabainislamabad
Hierarchical Digital Twin of a Naval Power SystemKerry Sado
A hierarchical digital twin of a Naval DC power system has been developed and experimentally verified. Similar to other state-of-the-art digital twins, this technology creates a digital replica of the physical system executed in real-time or faster, which can modify hardware controls. However, its advantage stems from distributing computational efforts by utilizing a hierarchical structure composed of lower-level digital twin blocks and a higher-level system digital twin. Each digital twin block is associated with a physical subsystem of the hardware and communicates with a singular system digital twin, which creates a system-level response. By extracting information from each level of the hierarchy, power system controls of the hardware were reconfigured autonomously. This hierarchical digital twin development offers several advantages over other digital twins, particularly in the field of naval power systems. The hierarchical structure allows for greater computational efficiency and scalability while the ability to autonomously reconfigure hardware controls offers increased flexibility and responsiveness. The hierarchical decomposition and models utilized were well aligned with the physical twin, as indicated by the maximum deviations between the developed digital twin hierarchy and the hardware.
Explore the innovative world of trenchless pipe repair with our comprehensive guide, "The Benefits and Techniques of Trenchless Pipe Repair." This document delves into the modern methods of repairing underground pipes without the need for extensive excavation, highlighting the numerous advantages and the latest techniques used in the industry.
Learn about the cost savings, reduced environmental impact, and minimal disruption associated with trenchless technology. Discover detailed explanations of popular techniques such as pipe bursting, cured-in-place pipe (CIPP) lining, and directional drilling. Understand how these methods can be applied to various types of infrastructure, from residential plumbing to large-scale municipal systems.
Ideal for homeowners, contractors, engineers, and anyone interested in modern plumbing solutions, this guide provides valuable insights into why trenchless pipe repair is becoming the preferred choice for pipe rehabilitation. Stay informed about the latest advancements and best practices in the field.
The Benefits and Techniques of Trenchless Pipe Repair.pdf
RISC Vs CISC, Harvard v/s Van Neumann
1. RISC Vs CISC, Harvard
v/s Van Neumann
Ravikumar Tiwari
Assistant Professor
Dept. of Electronics Engineering,
G.H. Raisoni College of Engineering(Autonomous),Nagpur
ravikumar.tiwari@raisoni.net
3. Multiplying Two numbers in
Memory
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
On the right is a
diagram
representing the
storage scheme
for a generic
computer. The
main memory is
divided into
locations
numbered from
(row) 1: (column) 1
to (row) 6:
(column) 4.
4. Multiplying Two numbers in
Memory
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
The execution unit
is responsible for
carrying out all
computations.
However, the
execution unit can
only operate on
data that has been
loaded into one of
the six registers
(A, B, C, D, E, or
F).
5. Multiplying Two numbers in
Memory
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Let's say we want
to find the
product of two
numbers - one
stored in location
2:3 and another
stored in location
5:2 - and then
store the product
back in the
location 2:3.
6. The CISC Approach
The primary goal of CISC architecture
is to complete a task in as few lines of
assembly as possible.
This is achieved by building processor
hardware that is capable of
understanding and executing a series
of operations.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
7. The CISC Approach
For this particular task, a CISC
processor would come prepared with a
specific instruction (we'll call it "MULT").
When executed, this instruction loads the
two values into separate registers,
multiplies the operands in the execution
unit, and then stores the product in the
appropriate register.
Thus, the entire task of multiplying two
numbers can be completed with one
instruction:
MULT 2:3, 5:2
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
8. The CISC Approach
MULT is what is known as a "complex
instruction."
It operates directly on the computer's
memory banks and does not require the
programmer to explicitly call any loading
or storing functions.
It closely resembles a command in a
higher level language.
For instance, if we let "a" represent the
value of 2:3 and "b" represent the value
of 5:2, then this command is identical to
the C statement "a = a * b."
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
9. The CISC Approach
One of the primary advantages of this
system is that the compiler has to do
very little work to translate a high-level
language statement into assembly.
Because the length of the code is
relatively short, very little RAM is
required to store instructions.
The emphasis is put on building
complex instructions directly into the
hardware.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
10. The RISC Approach
RISC processors only use simple
instructions that can be executed within
one clock cycle.
Thus, the "MULT" command described
above could be divided into three
separate commands: "LOAD," which
moves data from the memory bank to a
register, "PROD," which finds the product
of two operands located within the
registers, and "STORE," which moves
data from a register to the memory
banks.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
11. The RISC Approach
In order to perform the exact series of
steps described in the CISC approach,
a programmer would need to code
four lines of assembly:
LOAD A, 2:3
LOAD B, 5:2
PROD A, B
STORE 2:3, A
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
12. The RISC Approach
At first, this may seem like a much
less efficient way of completing the
operation.
Because there are more lines of code,
more RAM is needed to store the
assembly level instructions.
The compiler must also perform more
work to convert a high-level language
statement into code of this form.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
13. The RISC Approach
However, the RISC strategy also brings some
very important advantages.
Because each instruction requires only one
clock cycle to execute, the entire program will
execute in approximately the same amount of
time as the multi-cycle "MULT" command.
These RISC "reduced instructions" require
less transistors of hardware space than the
complex instructions, leaving more room for
general purpose registers.
Because all of the instructions execute in a
uniform amount of time (i.e. one clock),
pipelining is possible.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
14. CISC RISC
1.Emphasis on hardware 1.Emphasis on software
2.Includes multi-clock
complex instructions
2.Single-clock,
reduced instruction only
3.Memory-to-memory:
"LOAD" and "STORE"
incorporated in instructions
3.Register to register:
"LOAD" and "STORE"
are independent instructions
4.Small code sizes,
high cycles per second
4.Low cycles per second,
large code sizes
5.Transistors used for storing
complex instructions
5.Spends more transistors
on memory registers
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
http://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/developments/index.html
15. Harvard Architecture
The name Harvard
Architecture comes
from the Harvard Mark
I relay-based computer.
The Harvard
architecture is a
computer architecture
with physically
separate storage and
signal pathways for
instructions and data.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
16. Harvard Architecture
In other words, it physically separate
signals and storage for code/program
and data memory.
It is possible to access program
memory and data memory
simultaneously.
Typically, code (or program) memory
is read-only and data memory is read-
write.
Therefore, it is impossible for program
contents to be modified by the
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
17. Von Neumann Architecture
The von Neumann Architecture is
named after the mathematician and
early computer scientist John von
Neumann.
Von Neumann machines have shared
signals and memory for code and
data.
Thus, the program can be easily
modified by itself since it is stored in
read-write memory.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
18. VAN-NEUMANN
ARCHITECTURE
HARVARD ARCHITECTURE
Used in conventional processors
found in PCs and Servers, and
embedded systems with only
control functions.
Used in DSPs and other
processors found in latest
embedded systems and Mobile
communication systems, audio,
speech, image processing
systems
The data and program are stored
in the same memory
The data and program memories
are separate
The code is executed serially and
takes more clock cycles
The code is executed in parallel
There is no exclusive Multiplier It has MAC (Multiply Accumulate)
Absence of Barrel Shifter Barrel Shifter help in shifting and
rotating operations of the data
The programs can be optimized in
lesser size
The program tend to grow big in
size R.K.Tiwari(ravikumar.tiwari@raisoni.net)
19. Microcontrollers
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Embedded Systems
◦ Operations managed behind the scenes by a
microcontroller
Microcontroller (MCU)
◦ Integrated electronic computing device that
includes three major components on a single
chip
Microprocessor (MPU)
Memory
I/O (Input/Output) ports
22. Software
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Machine Language
◦ Binary Instructions
◦ Difficult to decipher and write
Error-prone
◦ All programs converted into machine
language for execution
Instruction Hex Mnemonic Description Processor
10000000 80 ADD B Add reg B to Acc Intel 8085
00101000 28 ADD A, R0 Add Reg R0 to Acc Intel 8051
00011011 1B ABA Add Acc A and B Motorola 6811
29. Compiler
A software program that converts
source code that written in high level
programming language into low level
language.
A Native-compiler runs on a
computer platform and produces code
for that same computer platform.
A Cross-compiler runs on one
computer platform and produces code
for another computer platform.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
31. Linker
A linker or link editor is a program that
takes one or more objects generated
by compilers and assembles them into
a single executable program or a
library that can later be linked to in
itself.
Link the object files and libraries to
form an executable
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
32. Cross-Compiler
A cross compiler is a compiler capable
of creating executable code for a
platform other than the one on which
the compiler is running.
For example, a compiler that runs on a
Windows 7 PC but generates code
that runs on Android smartphone is a
cross compiler.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
33. Debugger
A debugger or debugging tool is a
computer program that is used to test
and debug other programs.
The code to be examined might
alternatively be running on an instruction
set simulator .
When the program crashes, the
debugger shows the actual
position(Segment) in the original code if
it is a source-level debugger.
If it is a low-level debugger or a machine-
language debugger it shows that line in
the program.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
34. Emulator
An emulator is a piece of
Hardware/Software that enables one
computer system to run programs that
are written for another computer
system.
For example emulator 8086, 8086
microprocessor programs.
An emulator is used on the target
processor (the processor for which the
program is being written).
R.K.Tiwari(ravikumar.tiwari@raisoni.net)